

9. Circuit Descriptions and List of Abbreviations

1. Introduction
2. Power Supply
3. Loader/Monoboard
4. Data Processing
5. Control and Display
6. Abbreviations

Notes:

- Figures can deviate slightly from the actual situation, due to different set executions.
- For a good understanding of the following circuit descriptions, please use the diagrams in chapter 6 and 7. Where necessary, you will find a separate drawing for clarification.

9.1 Introduction

9.1.1 Features

The SACD 900/DVD962SA range is a new model DVD/SACD player and is equipped with:

- Build in MPEG2, AC-3 and DSD decoder,
- 6 channel audio output,
- RGB video output on SCART (Europe only),
- YUV output,
- Progressive scan (for DVD962SA Non-Europe models),
- CD-RW compatible.

9.1.2 Differences

The SACD 900/DVD962SA is derived from the SACD 1000. It has a new Audio/Video board, Front Display board, Progressive scan board (same as used in Step2001 DVD-player) and another Power Supply module (same as used in Step2001 DVD-players).

9.1.3 Modules

The main modules are:

- Power Supply Unit (PSU).
- Mercury 1 Loader - VAL6011
- ASD1.1 Mono Board.
- Audio Video (A/V) Board.
- Front Display Board.
- Progressive Scan Board.

9.1.4 Service

This ASD1.x has the same ComPair connector as in previous DVD generations.

Flashing of the application-SW is not possible with the ComPair cable, except with a CD-R disc. For sets with Mask-ROM software, replace it with a programmed Flash (available via your Philips Service organisation).

9.2 Power Supply Unit

9.2.1 Introduction

This supply is a Switching Mode Power Supply (SMPS), which uses the control IC UC3842 to produce pulses to drive the

power 'switch' (MOSFET). The regulation of the 'duty cycle', controls the supply output, at a fixed switching frequency (approximately 58 kHz, determined by the RC timing components at pin 4).

The UC3842 (item IC1) is a high performance, fixed frequency, current mode controller for DC-to-DC converter applications.

This integrated circuit features a:

- trimmed oscillator for precise duty cycle control,
- temperature compensated reference,
- high gain error amplifier,
- current sensing comparator and
- high current totem pole output ideally suited for driving a power MOSFET (item Q1).

Also included are protective features consisting of input and reference under-voltage lockouts each with hysteresis, cycle by cycle current limiting, programmable output dead time and a latch for single pulse metering.

9.2.2 Output Voltages

- +12V_standby (present during standby).
- +5V_standby (present during standby).
- +5V_digital (will switch off via Q3 during Standby).
- +5V_AV (will switch off via Q3 during Standby).
- 3V3 (present during standby).
- -5V (will switch off during standby).

9.2.3 Operation

Power Supply




Figure 9-1

Mains Input Circuit

The bridge rectifier (D1-D4) rectifies the mains voltage, after which C5 smoothes this voltage. The DC voltage across this capacitor is the DC input voltage (approximately 300 V), to pin 1 of transformer T1.

The mains input also consists of a (differential mode) lightning protection ZNR1 and a (common mode) lightning protection SP1 (spark gap).

Start-up and Take-over Circuitry

With the mains voltage input, C7 will charge. When this voltage, (at pin 7 of IC1), reaches the start-up threshold of min 14.5 V, the control circuit starts to operate.

After start-up, IC1 requires a maximum sinking current of 17 mA, which the start-up circuitry cannot deliver. Therefore, a take-over circuitry (a coupled winding of transformer T1) is present. The voltage at this point will take over the supply voltage at pin 7 of the IC.

If the take-over circuit does not function, the IC will switch 'off' again at the minimal operating voltage of 8.5 V. The whole operation cycle will repeat itself with audible hiccup sound if take-over is not present.

Secondary Voltage Sensing

The secondary voltage regulating circuit comprises of opto-coupler IC2 (which isolates the error signal from the control IC on the primary side), and a reference component IC3 (TL431). The reference component has two functions:

- a very stable and accurate reference diode
- a high gain amplifier.

TL431




Figure 9-2

When the output voltage increases (due to a reduction in the load), the voltage across R23 increases to above the internal reference voltage of 2.5 V. IC3 will conduct and the current through the opto-coupler will increase. This results in an increase of the voltage at pin 2 of IC1, which will reduce the on time of FET Q1.

In the event of an output voltage decrease (due to an increase in the load), the control circuit will operate in the opposite way.

Primary Current Sensing

The current through FET Q1, will result in a voltage drop across R3A. This line goes to pin 3 of IC1, which is the current sense input. The higher the input voltage, the more the primary current is limited. In this way, the maximum output power of the power supply is limited.

Under-voltage Protection

Two under-voltage lockout comparators are incorporated, to guarantee that IC1 is fully functional before the output stage is enabled. Separate comparators with built-in hysteresis monitor both the supply voltage at pin 7 and the reference voltage at pin 8.

If the supply voltage at pin 7 drops below 10 V (typical), e.g. due to a shorted secondary voltage or excessive load, the drive pulse at pin 6 is disabled and the controller will switch 'off'.

Over-voltage Protection

The over-voltage circuitry (ZD1, Q7, and Q8) is used to detect an over-voltage situation on the secondary side of the transformer.

If, after start-up, the voltage at the zenerdiode ZD1 will exceed its zener voltage, the internal latch circuit is triggered (via pin 1), the output buffer is disabled, and the SMPS goes into over-voltage protection. Now a complete restart sequence is required.

Note: If the event of the over-voltage situation remains present, the SMPS will go in sequence of protection, start-up, protection and the cycle repeats. This effect is highly audible.

9.3 Loader/Monoboard

SD1.1 Loader Assy




Figure 9-3

9.3.1 The Servo Part

The Optical Unit

The optical unit consists of two lasers, one for CD with a wavelength of 780 nm, and one for DVD with a wavelength of 650 nm. The TZA1033 (item 7102) controls the data from these lasers, and the supply to them.

The Signal Processor TZA1033

The TZA1033 (or DVDALAS2) is an analogue pre-processor and laser supply circuit. It contains data amplifiers and several options for radial tracking and focus control.

It is possible to optimise the dynamic range of this pre-amp/processor combination for the LF servo and RF data paths. The gain in both channels is separately programmable. This will guarantee an optimal playability for all kind of discs.

Also, a dual laser supply is implemented, with fully automatic laser control including stabilisation and an ON/OFF switch, plus a separate supply pin for power efficiency.

The servo signals go to the MACE2 servo processor, while the HF output signal, goes to the SAA7335 decoder (item 7311).

The Servo Processor MACE2

The servo circuit in the MACE2 IC (item 7207), takes care of the servo controls. In a CD system, there are some 12 control loops active. About six of them are needed to adjust the servo error signals, that is once per disc rotation. It also adjusts offsets, signal amplitudes, and loop gains (AGCs), to enlarge system robustness and to avoid expensive potentiometer adjustments in production.

The other six loops determine the laser spot position on the disc in the radial, axial (focus), and tangential directions. It also has to take care that the spot accesses a required position as fast as possible. This access system consists of two parts, namely the actuator and the sled, which are (within a certain range) mechanically and electrically independent. Therefore, during an access, the servo has to control as well the actuator as the sled.

The analogue signals from the diode pre-processor are converted into a digital representation using A/D converters. For the communication between the host processor (STi5505) and the servo processor the S2B bus is used, this supports full-duplex asynchronous communication.

Note: For an extensive description of the MACE2 IC, see Service Manual 3122 785 11010.

The Decoder SAA7335

The SAA7335 (item 7311) is a high-end combined Compact Disc (CD) and Digital Versatile Disc (DVD) compatible decoding device. The device operates with an external 32 KB SRAM for DVD error correction and de-interleaving operations.

This IC decodes EFM or EFM+HF signals directly from the laser pre-amplifier, including analogue front-end, PLL data recovery, demodulation, and error correction.

The analogue front-end input converts the HF input to the digital domain via an 8-bit ADC, proceeded by an AGC circuit to obtain the optimum performance from the converter. An external resonator clocks this block. This subsystem recovers the data from the channel stream. It corrects asymmetry, performs noise filtering and equalisation, and finally recovers the bit clock and data from the channel using a digital PLL. The demodulator part detects the frame synchronisation signals and decodes the EFM (14 bit) and EFM+ (16 bit) data and sub-code words into 8-bit symbols. Via the serial output interface, the I²S data (audio and video) go to the DVD decoder STi5505.

The spindle-motor interface provides both motor control signals from the demodulator and, in addition, contains a tachometer loop that accepts tachometer pulses from the motor unit. They drive the motor IC (item 7304).

The SAA7335 has two independent microcontroller interfaces. The first is a serial I²C-bus and the second is a standard 8-bit multiplexed parallel interface. Both of these interfaces provide access to 32 8-bit registers for control and status.

9.3.2 The Digital Part

The Host Processor STi5505

The STi5505 host processor works on 3.3 V (VDD_STI). It comprises the following functions:

- video decoder which supports MPEG1 and MPEG2
- audio decoder which supports AC-3, MPEG1, MPEG2, PCM, 6-channel, virtual surround
- PAL/NTSC video encoder with simultaneously Y/C, CVBS and RGB/YUV outputs
- the video encoder supports Closed Captioning (CC) and MacroVision 7.0/6.1
- full screen On Screen Display (OSD) generator
- on-chip PLLs to generate all necessary clocks (as reference the 27 MHz video clock is used).

Input

Input data comes from the I²S-bus. The front-end interface of this device, accepts DVD, CD and CD-DA information.

Signal Processing

For video, the input data stream is decoded to the appropriate MPEG, Sub Picture, and OSD data streams, after which they are fed to the PAL/NTSC encoder. This cell will convert the digital MPEG/Sub Picture/OSD stream into a standard base band signal and into RGB components. It handles interlaced and non-interlaced data, can perform CC/TXT encoding, and allows MacroVision copy protection.

For audio, the processing cell is a fully compatible Dolby AC-3, MPEG1, MPEG2, PCM decoder, capable of decoding 5.1 and 2 channel streams.

Output

For video, six analogue output pins are available on which CVBS, S-VHS (Y/C), and RGB/YUV signals are present. They go directly to the A/V board.

For audio, the STi5505 has three PCM digital outputs (for 6-channel analogue audio):

- PCM_OUT0: left and right (to pin 60 of FURORE IC7800).
- PCM_OUT1: centre and LFE (to pin 61 of FURORE IC7800).
- PCM_OUT2: left and right surround (to pin 62 of FURORE IC7800).

The FURORE SACD processor

General

The FURORE-IC is a one-chip design, containing all the hardware that is required for SACD processing. It is intended to interface with the STi-family (STi5505/STi5508) DVD video-decoders.

The FURORE-IC contains a memory interface to support an external 16 or 64 Mbit SDRAM.

During SACD application, the STi5505 serves as a host, whereby the FURORE is controlled via the EMI interface. The FURORE processing part is not used during all other play modes. In these modes, the PCM audio signals are fed through the FURORE to the appropriate DAC.

Block Diagram

FURORE




Figure 9-4

We can divide the FURORE-IC in four main parts (see block diagram):

1. **Host interface.** This is the link between the host bus and the internal registers and memory bus. It also supplies the general reset signal (HW and SW) and the interrupt signals.
2. **Data processing.** All modules and peripherals in this part are connected to a so-called PI-bus. It is beyond the scope of this manual to go more in detail on this subject.
3. **Copy protection.** On every SACD disc, a PSP-signal is recorded. The player can only play a disc if a valid PSP-signal is detected. This PSP-signal is recorded, via a special mechanism, in the EFM-signal on the disc. To detect this key, the analogue HF-signal from the optical pick-up unit is fed directly to the FURORE-IC. Via an AGC, the signal is fed to an ADC. The digitised HF signal is then fed to a block where key is encrypted. Control of this process is done via the host interface (sector processor).
4. **DSD decoding and post processing.** In this part, all processing is done to generate a DSD and/or an I²S stream (from the de-multiplexed stream coming from the data processing block), in such a way that it can directly be connected to a DA-converter. All processing is done on $384 * f_S$.

Interfaces

- **Basic Engine Interface:**
 - **Data input interface.** The Basic Engine Interface (I²S), is connected to the output of the SAA7335 (HD61) high speed CD decoder.
 - **Analogue HF input.** The analogue HF input, coming from the optical pickup unit (OPU), is also fed to the FURORE-IC, to extract the copy-protection information PSP (Pit Signal Processing = invisible data is stored on to disc, which is required to decrypt the encrypted content).

- **SDRAM Interface:** The SDRAM interface forms a glue less interface to one 16 Mbit (or one 64 Mbit) SDRAM device. The interface takes care for the power-up sequence, mode programming and refreshing of the SDRAM devices. This is hard coded in the interface and does not have to be controlled by the host.
- **Audio data input/output Interface:**
 - **DSD/PCM combined data output.** DSD_PCM: Output intended for a combined 6-channel DSD (SACD) and PCM (DVD-CDDA) DAC. Switching between the PCM data coming from the STi5505, and the internal generated DSD signals, is done in the Furore IC.
 - **Stereo DSD only output.** DSD_stereo: 2-channel DSD output with stereo down mix in the case of 5- and 6-channel, and normal stereo in case of 2-channel DSD mode.
 - **Stereo PCM data output.** Two possible stereo sources can be selected as stereo PCM output:
 1. Stereo PCM coming from the STi5505 via the PCM input on Furore.
 2. Stereo or down-mix-PCM derived via a decimation filter from the SACD-DSD signal.
 - **Digital audio output interface (IEC958).** The IEC958 format is intended to connect the SACD 900 to a digital receiver. No DSD signals are defined for IEC958, therefore the 'DSD-->PCM converted' signal is transmitted. Following two types of signals are possible on the digital interface:
 1. IEC958 data coming from the STi5505.
 2. IEC958 data (stereo or down-mix-PCM) derived via a decimation filter from the SACD-DSD signal.
 - **Clock + reset input.** Two different processing clocks and a reset pulse are needed:
 1. Sys_clk: System clock for data processing part, frequency can be 27 MHz or $768 * f_S$.
 2. $384 * f_S$: Processing clock for LLD and post processing.
 3. RESETn is an asynchronous reset and should be low for at least 1 period of DSD_CLK.

Memory

SDRAM

The size of the SDRAM is 2 times 16 Mbit or 1 time 64 Mbit (not simultaneously).

The SDRAM (items 7504 and 7505) has the following functions:

- it is used by the MPEG video decoder as a frame buffer,
- it holds the software and the variables used by it.

Flash-ROM

A 2MB Flash-ROM (item 7401) holds the DVD firmware, and is controlled by pin 16 (FLASH_OEN) of the STi5505. It must be able to perform a download (by disk or OS-link) in a Flash-only system.

EEPROM

User settings, player settings, and region code are stored in a 32 Kb I²C EEPROM.

9.4 Data Processing

9.4.1 Audio/Video (A/V) Board

General

This board is the interface panel between the DVD-player and its peripherals. See also block diagram in Chapter 6. This board has some added features compared to the 2nd generation DVD 2B.

The control of the A/V board is done by the I²C-decoder IC7107 (see table below):

Description	Pin	Hi	Lo
CLK_SEL	12	Internal clock	External clock
CLKFREQSEL	11	$384 * f_s$	$192 * f_s$
DAC_RESET	10	Normal	Reset
DSD_PCM	6	DSD stream output	PCM stream output
SACD_ACT	5	SACD	CD
SACD_BASSMGT	4	Configure 0 (LLL1)	Configure 1 (SSS1)
VMUTE	7	Video mute (audio direct)	No video mute
Reserved	9		

Block diagram

A/V Board




Figure 9-5

Video

The analogue video signals from the SD1.1 Mono Board are fed to video buffer LA7109 (item 7500). Then (for Europe) they

go directly to the SCART plug or the appropriate VIDEO OUT cinch connectors.

The video output from the STi5505 is RGB, YC, and CVBS. To get YUV output, an RGB to YUV conversion matrix (item 7504) is necessary.

It is possible to set the SACD player in 'audio direct' mode. This means that there is no video output from the A/V board. This is indicated by a blue LED on the front panel, and is controlled via the VMUTE control signal from pin 7 of IC7107.

Audio

The digital audio signals are fed to three DACs for the 6-channel audio output:

- 7200 (CS4397) for the front left and right channel,
- 7201 (CS4392) for the centre and subwoofer,
- 7202 (CS4392) for the rear left and right channel.

All these DACs can accept both DSD and PCM data streams from the SD1.1.

Front channels

Due to the gain difference between DSD and PCM in the CS4397, an external circuit (7222, 7221 and 7203) is added to perform hardware attenuation for PCM data. It is controlled via the DSD_PCM control signal (pin 6 of IC7107):

- When this signal is 'low' (= PCM), the voltage at pin 28 is 3.3 V, resulting in 5 dB attenuation.
- When this signal is 'high' (= DSD), the voltage at pin 28 of IC7200 is 5 V, resulting in no attenuation.

After the DAC, the signals are amplified again with 5dB (IC7204) to compensate for the gain loss in the DAC.

Rear channels

All the rear channels have the same gain.

Centre channel

There is a control line from the STi5505, called CENTRE_ON, which is used to switch between the centre channel and front channels for both SACD- and DVD modes (see figure above).

Speaker setting for '6 channel DSD'

The SACD 900 will support two speaker-settings in this mode. This is controlled via the SACD_BASSMGT control signal (pin 4 of IC7107). This will switch a 120 Hz filter 'on' or 'off', for bass enhancement.

This setting is always 'off' when the set is playing PCM-stream.

9.4.2 Progressive Scan Board (if present)

General

The DVD962SA series offer progressive scan YUV outputs (only for non-Europe models).

Block Diagram

Progressive Scan Board




Figure 9-6

Progressive YUV

This creates a picture signal with double the scan lines of a conventional interlaced picture, to create a noticeably sharper and smoother image. It offers higher picture resolution and eliminates virtually all motion artefacts. Even on large screens, the progressive scan lines are barely noticeable and it reduces picture flickering significantly.

This board also offers the Digital Crystal Clear feature, which allow you to fine-tune the following parameters:

- Gamma correction,
- Chroma and Luma delay.

9.5 Control and Display Panel

9.5.1 Control

Slave Processor

The most important component on this board is the (slave) microprocessor (item 7401). It works on an 8 MHz resonator (item 1119) and has a RESET circuit (7105), which is triggered by the +5Vstb. After the RESET pulse, the STB_CONT line will release the reset of the host microprocessor (see circuit around TS7452 on the Monoboard, diagram 4)

In addition, when going to Standby, the slave processor will reset the host processor. When the slave processor receives the correct IR (or key) code to leave the Standby mode, it resets the host processor.

Other slave processor functions are:

- generation of a scanning grid for the keys,
- generation of the display grid and segment scanning,
- generation of square signal to generate the filament voltage for FTD display,
- inputs for RC5/6 and P50 (P50 controller is build in).

Standby LED

Transistor 7104 drives the Standby LED. When the STBLED signal from the slave processor is 'high', the LED is 'off'.

Key Matrix

When a key on the local keyboard is pressed, the signal at the scanning pins of the microprocessor goes from +5 V to 0 V.

IR Receiver

The IR controller in the slave processor handles both RC5 and RC6 signals. The logic is +5 V for 'high' and 0 V for 'low'.

P50 Interface

P50 (or Easylink) is a bi-directional serial interface for communication between video equipment. For European sets, this communication goes via pin 10 of the SCART connector, while for other regions (when present), this is a cinch connector. The slave processor controls the P50 bus.

9.5.2 Display

FTD Display

The slave processor has an internal square signal generator (42 kHz), to generate the AC filament voltage. TS7106 and 7109 amplify the square signal before it is applied to the display.

The necessary power supply of -32 V is derived from the -40 V signal via voltage regulator 7400.

DVDALAS2plus Advanced Analogue DVD Signal Processor and Laser Supply

TZA1033

FEATURES

- Operates with DVD-ROM, DVD-RAM, DVD+RW, DVD-RW, CD-ROM and CD-RW media
- Operates up to 64x CD-ROM and 8x DVD-ROM
- Support for Dual Light pen DVD systems (DVD/CDRW)
- DVD-RAM (C) playback capability
- DVD-RAM Land-Groove servo polarity switching
- 3 different tracking servo strategies:
Conventional 3 beam tracking for CD
Differential Phase Detection (DPD) for DVD-ROM
(including option to emulate traditional drop out detection; drop out concealment)
Advanced Push Pull with dynamic offset compensation for DVD-RAM (recorded and unrecorded areas)
- Radial error signal for fast track counting (FTC)
- 2 different strategies to read header data:
- Full bandwidth Push Pull signal
- Left and Right side signal
- Universal photo diode IC interface using internal conversion resistors and offset cancelation
- Flexible adaption to different light pen configurations
- Input buffer amplifiers with low-pass filtering
- RF data amplifier with wide (programmable) bandwidth equivalent to 64xCD / 8x DVD when using equaliser function
- Built-in equalisers cover CAV inner-outer disc range at highest speed.
- Programmable RF gain for DVD-ROM / DVD-RAM / CD-RW / CDROM applications (approx 50dB range)
- Balanced RF-Data signal transfer (single ended still supported)
- Fully automatic laser control including stabilization and an ON/OFF switch, plus a separate supply pin for power efficiency
- Automatic monitor diode polarity selection.
- 3 and 5 V compatible digital interface
- Enhanced signal conditioning in DPD circuit for optimal tracking performance under noisy conditions.

GENERAL DESCRIPTION

The DVDALAS2 is an analogue preprocessor and laser supply circuit for DVD / CD read only players. The device contains data amplifiers, several options for radial tracking and focus control. The preamplifier forms a versatile, programmable interface between dual, voltage output CD/DVD mechanisms to Philips' digital signal processor family for CD and DVD (Gecko, HDR65, Iguano, etc.).

The device contains several options for radial tracking:
Conventional 3 beam tracking for CD;
Differential Phase Detector (DPD) for DVD;
Push Pull for DVD-RAM with flexible L/R weighing to compensate dynamic offsets e.g. beam landing offset.
A radial error signal is generated to allow fast track count (FTC) during track jumps.

The dynamic range of this preamp/processor combination can be optimized for the LF servo and RF data paths. The gain in both channels can be programmed separately. This will guarantee an optimal playability for all kind of discs.

Several functions are included to allow playback of DVD-RAM(C) discs:


- The header information can be read via the data output path (RF)
- DC offset compensation techniques provide a fast settling after disc errors.
- Radial servo Polarity switch for land/groove
- two settings for focus offset correction for land and groove

The device can accommodate astigmatic, single Foucault and double Foucault detectors and can be used with P-type lasers with N- or P-sub monitor diodes. After an initial adjustment, the circuit will maintain control over the laser diode current. With an on-chip reference voltage generator, a constant and stabilized output power is ensured independent of ageing. A separate power supply connection allows the internal power dissipation to be reduced by connecting a low voltage supply.

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TZA1023	LQFP64	Plastic low profile QFP64; body 10 x 10 x 1.4 mm	SOT314-2

DEVICE BLOCK DIAGRAM



DVDALAS2plus Advanced Analogue DVD Signal Processor and Laser Supply

TZA1033

PINNING

Name	Pin	Description
CD-A	1	CD pick up input A
CD-B	2	CD pick up input B
CD-C	3	CD pick up input C
CD-D	4	CD pick up input D
CD-REF	5	CD pick up reference voltage
CD-E	6	CD pick up input E
CD-F	7	CD pick up input F
DVD-A	12	DVD pick up input A
DVD-B	13	DVD pick up input B
DVD-C	14	DVD pick up input C
DVD-D	15	DVD pick up input D
DVD-ref	16	DVD pick up reference voltage
O-A	48	Servo current output for Focus-A
O-B	47	Servo current output for Focus-B
O-C	46	Servo current output for Focus-C
O-D	45	Servo current output for Focus-D
O-central	40	Testpin for offset cancelation
TD2	37	Internally connected
FTC-ref	36	Servo output voltage reference input
S1	42	Servo current output for radial tracking
S2	41	Servo current output for radial tracking
TD1	35	Internally connected
FTC	33	Fast track count voltage output
RFP	55	pos. RF output signal
RFN	56	neg. RF output signal
RF-REF	54	DC Reference signal input RF
LPF-DPD1	38	DPD Low pass bandwidth capacitor, channel pos
LPF-DPD2	39	DPD Low passbandwidth capacitor, channel neg
Land	20	Land/groove toggle input
HEADER	21	Header detector window input
CD-MI	62	CD laser monitor input
DVD-MI	10	DVD laser monitor input
CD-LO	61	CD laser output
DVD-LO	64	DVD laser output
COP	27	Positive inputFTC comparator
COM	28	Inverting inputFTC comparator
COO	29	FTC comparator output

**DVDALAS2plus Advanced Analogue DVD
Signal Processor and Laser Supply**

TZA1033

Name	Pin	Description
SIDA	23	Serial host interface data input
SICL	24	Serial host interface clock input
SILD	25	Serial host interface load
VDDA1	8	Analog Supply voltage 1 (RF input)
VDDA2	59	Analog Supply voltage 2 (RF internal)
VDDA3	53	Analog Supply voltage 3 (RF output stage)
VDDA4	44	Analog Supply voltage 4 (Servo)
VDDD5	30	Digital Supply voltage (5V dig core)
VDDD3	22	Digital Supply voltage (3V I/O pads and FTC comp.)
VDDL	63	Supply voltage for laser
VSSA1	9	Analog Ground 1
VSSA2	58	Analog Ground 2
VSSA3	57	Analog Ground 3
VSSA4	43	Analog Ground 4
VSSD	26	Digital ground
Rext	60	Reference current input (Connect 12k1 to VSSA4)
STB	31	Standby input
TM	19	Testmode input
TDO	34	test data out

DVDALAS2plus Advanced Analogue DVD
Signal Processor and Laser Supply

TZA1033

PINNING





Fig.2 Pin configuration.

BA6856FP: 3 PHASE MOTOR DRIVER FOR DVD PLAYERS

Features

- 3-phase, full-wave pseudo linear driving system
- built-in power save
- built-in thermal shut down circuit
- built-in current limit circuit
- built-in Hall bias circuit
- built-in FG-output (3-phase parallel output)
- with switching function of regular/reverse rotations


blockdiagram



pin description

PIN No	PIN NAME	DESCRIPTION
1	N.C.	Not connected
2	N.C.	Not connected
3	A ₃	Output 3 for motor
4	N.C.	Not connected
5	A ₂	Output 2 for motor
6	N.C.	Not connected
7	A ₁	Output 1 for motor
8	GND	Ground
9	H ₁ ⁺	Hall input Amp1. positive input
10	H ₁ ⁻	Hall input Amp1. negative input
11	H ₂ ⁺	Hall input Amp2. positive input
12	H ₂ ⁻	Hall input Amp2. negative input
13	H ₃ ⁺	Hall input Amp3. positive input
14	H ₃ ⁻	Hall input Amp3. negative input
15	N.C.	Not connected
16	FG3	FG3 signal output terminal
17	FG2	FG2 signal output terminal
18	FG1	FG1 signal output terminal
19	V _H	Hall Bias
20	C _{NE}	Capacitor connection pin for phase compensation
21	E _{CR}	Torque control standard voltage input terminal
22	E _C	Torque control voltage input terminal
23	PS	POWER SAVE switch
24	R _{EV}	Reverse terminal
25	V _{CC}	Power supply for sinal division
26	V _{M2}	Power supply 2 for driver
27	V _{M1}	Power supply 2 for driver
28	R _{NE}	Power supply for driver division
FIN	FIN	GND

Terminal lay-out





FEATURES

- Compatibility with CD-I, CD-ROM, MPEG-video DVD-ROM and DVD-video applications
- Designed for very high playback speeds
- Typical CD-ROM operation up to $n = 12$, DVD-ROM to $n = 1.9$, maximum rates (tbf)
- Matched filtering, quad-pass error correction (C1-C2-C1-C2), overspeed audio playback function included (up to 3 kbytes buffer)
- Lock-to-disc playback, Constant Angular Velocity (CAV), pseudo-Constant Linear Velocity (CLV) and CLV motor control loops
- Interface to 32 kbytes SRAM for DVD error correction and de-interleave
- Sub-code/ header processing for DVD and CD formats
- Programmable HF equalizer
- In DVD mode it is still compatible with Philips block decoders
- Sub-CPU interface can be parallel or fast I²C-bus
- On-chip clock multiplier.

GENERAL DESCRIPTION

This device is a high-end combined Compact Disc (CD) and Digital Versatile Disc (DVD) compatible decoding device. The device operates with an external 32 kbytes S-RAM memory for de-interleaving operations. The device provides quad-pass error correction for CD-ROM applications (C1-C2-C1-C2) and operates in lock-to-disk, CAV, pseudo CLV and CLV modes.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DDD}	digital supply voltage	4.5	5.0	5.5	V
I_{DDD}	digital supply current	–	70	300	mA
V_{DDA}	analog supply voltage	4.5	5.0	5.5	V
I_{DDA}	analog supply current	–	70	300	mA
f_{xtal}	crystal input frequency	4	25	tbf	MHz
T_{amb}	operating ambient temperature	–20	–	+70	°C
T_{stg}	storage temperature	–55	–	+125	°C

In DVD modes double-pass C1-C2 error correction is used which is capable of correcting up to 5 C1 frame errors and 16 C2 frame errors.

The SAA7335 contains all the functions required to decode an EFM or EFM+ HF signal directly from the laser pre-amplifier, including analog front-end, PLL data recovery, demodulation and error correction. The spindle motor interface provides both motor control signals from the demodulator and, in addition, contains a tachometer loop that accepts tachometer pulses from the motor unit.

The SAA7335 has two independent microcontroller interfaces. The first is a serial I²C-bus and the second is a standard 8-bit multiplexed parallel interface. Both of these interfaces provide access to a total of 32×8 -bit registers for control and status.

This data sheet contains an descriptive overview of the device together with electrical and timing characteristics. For a detailed description of the device refer to the user guide "SAU/UM96018".

Supply of this CD/DVD IC does not convey an implied license under any patent right to use this IC in any CD or DVD application.

DSP for CD and DVD-ROM systems

SAA7335

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
SAA7335GP	LQFP100	plastic low profile quad flat package; 100 leads; body 14×14×1.4 mm	SOT407-1

BLOCK DIAGRAM




Fig.1 Simplified block diagram.

PINNING

SYMBOL	PIN	TYPE	DESCRIPTION
V _{SSA1}	1	supply	analog ground 1
I _{ref}	2	I	analog current reference input for ADC
REFLo	3	I	analog low reference input for ADC
REFHi	4	I	analog high reference input for ADC
VREF	5	I	analog negative input
HFIN	6	I	analog positive input
V _{SSA2}	7	supply	analog ground 2
AGCOUT	8	O	analog test pin output
V _{DDA2}	9	supply	analog supply voltage 2
V _{DDD1}	10	supply	digital supply voltage 1
V _{SSD1}	11	supply	digital ground 1
OTD	12	I	off track detect input
MOTO1	13	O	3-state motor control output
n.c.	14	-	not connected, reserved
MOTO2/T3	15	I/O	motor control output/tachometer 3 input
n.c.	16	-	not connected, reserved
T1	17	I	tachometer 1 input
T2	18	I	tachometer 2 input
V _{DDD2}	19	supply	digital supply voltage 2
V _{SSD2}	20	supply	digital ground 2
TEST1	21	I	test input 1
TEST2	22	I	test input 2
POR	23	I	power-on reset input
MUXSWICH	24	I	use clock multiplier input
n.c.	25	-	not connected, reserved
CL1	26	O	divided clock output
BCAIN	27	I	BCA input
SDA	28	I/O	sub-CPU I ² C-bus serial data input/output
SCL	29	I	sub-CPU I ² C-bus serial clock input
INT	30	O	sub-CPU interrupt output (open-drain)
V _{DDD3}	31	supply	digital supply voltage 3
V _{SSD3}	32	supply	digital ground 3
da7	33	I/O	sub-CPU data bus bit 7 input/output (parallel)
da6	34	I/O	sub-CPU data bus bit 6 input/output (parallel)
da5	35	I/O	sub-CPU data bus bit 5 input/output (parallel)
n.c.	36	-	not connected, reserved
da4	37	I/O	sub-CPU data bus bit 4 input/output (parallel)
n.c.	38	-	not connected, reserved
da3	39	I/O	sub-CPU data bus bit 3 input/output (parallel)
da2	40	I/O	sub-CPU data bus bit 2 input/output (parallel)

SYMBOL	PIN	TYPE	DESCRIPTION
da1	41	I/O	sub-CPU data bus bit 1 input/output (parallel)
n.c.	42	-	not connected, reserved
da0	43	I/O	sub-CPU data bus bit 0 input/output (parallel)
V _{DDD4}	44	supply	digital supply voltage 4
V _{SSD4}	45	supply	digital ground 4
WRi	46	I	sub-CPU write enable input (active LOW)
RDi	47	I	sub-CPU read enable input (active LOW)
ALE	48	I	sub-CPU address latch enable input
CSI	49	I	sub-CPU chip select input (active HIGH)
STOPCLOCK	50	O	stop clock output
n.c.	51	-	not connected, reserved
V4	52	O	serial subcode output (for CD)
EBUOUT	53	O	digital audio output
SYNC	54	O	I ² S-bus sector sync output
FLAG	55	O	I ² S-bus correction flag output
DATA	56	O	I ² S-bus serial data output
BCLK	57	I/O	I ² S-bus bit serial clock input/output
WCLK	58	I/O	I ² S-bus word clock input/output
V _{DDD5}	59	supply	digital supply voltage 5
V _{SSD5}	60	supply	digital ground 5
RAMRW	61	O	RAM read/write control output
n.c.	62	-	not connected, reserved
RAMDA7	63	I/O	RAM data bus bit 7 input/output
RAMDA6	64	I/O	RAM data bus bit 6 input/output
RAMDA5	65	I/O	RAM data bus bit 5 input/output
RAMDA4	66	I/O	RAM data bus bit 4 input/output
RAMDA3	67	I/O	RAM data bus bit 3 input/output
RAMDA2	68	I/O	RAM data bus bit 2 input/output
n.c.	69	-	not connected, reserved
RAMDA1	70	I/O	RAM data bus bit 1 input/output
RAMDA0	71	I/O	RAM data bus bit 0 input/output
V _{DDD6}	72	supply	digital supply voltage 6
V _{SSD6}	73	supply	digital ground 6
RAMAD0	74	O	RAM address bit 0 output
RAMAD1	75	O	RAM address bit 1 output
RAMAD2	76	O	RAM address bit 2 output
RAMAD3	77	O	RAM address bit 3 output
RAMAD4	78	O	RAM address bit 4 output
RAMAD5	79	O	RAM address bit 5 output
RAMAD6	80	O	RAM address bit 6 output
V _{DDD7}	81	supply	digital supply voltage 7

DSP for CD and DVD-ROM systems

SAA7335

SYMBOL	PIN	TYPE	DESCRIPTION
V_{SSD7}	82	supply	digital ground 7
RAMAD7	83	O	RAM address bit 7 output
RAMAD8	84	O	RAM address bit 8 output
RAMAD9	85	O	RAM address bit 9 output
n.c.	86	-	not connected, reserved
RAMAD10	87	O	RAM address bit 10 output
RAMAD11	88	O	RAM address bit 11 output
RAMAD12	89	O	RAM address bit 12 output
RAMAD13	90	O	RAM address bit 13 output
RAMAD14	91	O	RAM address bit 14 output
V_{DDD8}	92	supply	digital supply voltage 8
V_{SSD8}	93	supply	digital ground 8
CRIN	94	I	analog crystal input
CROUT	95	O	analog crystal output
CFLG	96	O	correction statistics output
MEAS1	97	O	front-end telemetry output
V_{DDD9}	98	supply	digital supply voltage 9
V_{SSD9}	99	supply	digital ground 9
V_{DDA1}	100	supply	analog supply voltage 1




Fig.2 Pin configuration.

FUNCTIONAL DESCRIPTION

Analog front-end

This block converts the HF input to the digital domain using an 8-bit ADC proceeded by an AGC circuit to obtain the optimum performance from the convertor. This block is clocked by ADCCLK which is set by the external crystal frequency plus a flexible clock multiplier and divider block.

PLL and bit detector

This subsystem recovers the data from the channel stream. The block corrects asymmetry, performs noise filtering and equalisation and finally recovers the bit clock and data from the channel using a digital PLL.

The equalizer and the data slicer are programmable.

Digital logic

All the digital system logic is clocked from the master ADC clock (ADCCLK) described above.

Advanced bit detector

The advanced bit detector offers improved data recovery for multi-layer discs and contains two extra detection circuits to increase the margins in the bit recovery block:

1. Adaptive slicer: adds a second stage slicer with higher bandwidth
2. Run length 2 push-back: all T2 run lengths are pushed back to T3, thereby automatically determining the erroneous edge and shifting the transitions on that edge.

Demodulator

FRAME SYNC PROTECTION CD MODE

This circuit detects the frame synchronization signals. Two synchronization counters are used in the SAA7335:

1. The coincidence counter: this is used to detect the coincidence of successive syncs. It generates a sync coincidence signal if 2 syncs are 588 ± 1 EFM clocks apart.
2. The main counter: this is used to partition the EFM signal into 17-bit words. This counter is reset when:
 - a) A sync coincidence is generated
 - b) A sync is found within ± 6 EFM clocks of its expected position.

The sync coincidence signal is also used to generate the lock signal which will go active HIGH when 1 sync coincidence is found. It will reset to LOW when, during 61 consecutive frames, no sync coincidence is found.

FRAME SYNC PROTECTION DVD MODE

This circuit detects the frame synchronization signals. Two synchronization counters are used in the SAA7335:

1. The coincidence counter: this is used to detect the coincidence of successive syncs. It generates a sync coincidence signal if 2 syncs are 1488 ± 3 EFM+ clocks apart.
2. The main counter: this is used to partition the EFM+ signal into 16-bit words. This counter is reset when:
 - a) A sync coincidence is generated
 - b) A sync is found within ± 10 EFM+ clocks of its expected position.

The sync coincidence signal is also used to generate the lock signal which will go active HIGH when 1 sync coincidence is found. It will reset to LOW when, during 61 consecutive frames, no sync coincidence is found.

EFM/EFM+ demodulation

The 14-bit EFM (16-bit EFM+) data and subcode words are decoded into 8-bit symbols.

Microcontroller interface

The SAA7335 has two microcontroller interfaces, one serial I²C-bus and one parallel (8051 microcontroller compatible).

The two communication modes may be operated at the same time, the modes are described below:

1. Parallel mode: protocol compatible with 8052 multiplexed bus:
 - a) da0 to da7 = address/data bus
 - b) ALE = Address Latch Enable, latches the address information on the bus
 - c) WRi = active LOW write signal for write to SAA7335
 - d) RDi = active LOW read signal for read from SAA7335
 - e) CSi = active HIGH Chip Select signal (this signal gates the RDi and WRi signals).
2. I²C-bus mode: I²C-bus protocol where SAA7335 behaves as slave device where:
 - a) SDA = I²C-bus data
 - b) SCL = I²C-bus clock
 - c) I²C-bus slave address (write mode) = 3EH
 - d) I²C-bus slave address (read mode) = 3FH
 - e) Maximum data transfer rate = 400 kbits/s.

MICROCONTROLLER INTERFACE (I²C-BUS MODE)

Bytes are transferred over the interface in single bytes of which there are two types; write data commands and read data commands.

The sequence for a write data command (1 data byte) is as follows:

- Send START condition
- Send address 3EH (write)
- Write command address byte
- Write data byte
- Send STOP condition.

The sequence for a read data command (that reads 1 data byte) is as follows:

- Send START condition
- Send address 3EH (write)
- Write status address byte
- Send STOP condition
- Send START condition
- Send address 3FH (read)
- Read data byte
- Send STOP condition.

READING AND WRITING DATA TO THE SAA7335

The SAA7335 has 32 × 8-bit configuration and status registers as shown in Table 1. Not all locations are currently defined and some remain reserved for future upgrades. These can be written to or read from via the microcontroller interface using either the serial or parallel control bus.

Am29LV160BT/Am29LV160BB

16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only Sector Erase Flash Memory

DISTINCTIVE CHARACTERISTICS

- **Single power supply operation**
 - Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
 - Regulated voltage range: 3.0 to 3.6 volt read and write operations and for compatibility with high performance 3.3 volt microprocessors
- **Manufactured on 0.35 µm process technology**
- **Supports Common Flash Memory Interface (CFI)**
- **High performance**
 - Full voltage range: access times as fast as 90 ns
 - Regulated voltage range: access times as fast as 80 ns
- **Ultra low power consumption (typical values at 5 MHz)**
 - 200 nA Automatic Sleep mode current
 - 200 nA standby mode current
 - 10 mA read current
 - 20 mA program/erase current
- **Flexible sector architecture**
 - One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and thirty-one 64 Kbyte sectors (byte mode)
 - One 8 Kword, two 4 Kword, one 16 Kword, and thirty-one 32 Kword sectors (word mode)
 - Supports full chip erase
 - Sector Protection features:
 - A hardware method of locking a sector to prevent any program or erase operations within that sector
 - Sectors can be locked in-system or via programming equipment
 - Temporary Sector Unprotect feature allows code changes in previously locked sectors
- **Top or bottom boot block configurations available**
- **Embedded Algorithms**
 - Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
 - Embedded Program algorithm automatically writes and verifies data at specified addresses
- **Minimum 100,000 write cycle guarantee per sector**
- **Package option**
 - 48-ball FBGA
 - 48-ball µBGA
 - 48-pin TSOP
 - 44-pin SO
- **Compatibility with JEDEC standards**
 - Pinout and software compatible with single-power supply Flash
 - Superior inadvertent write protection
- **Data# Polling and toggle bits**
 - Provides a software method of detecting program or erase operation completion
- **Ready/Busy# pin (RY/BY#)**
 - Provides a hardware method of detecting program or erase cycle completion (not available on 44-pin SO)
- **Erase Suspend/Erase Resume**
 - Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation
- **Hardware reset pin (RESET#)**
 - Hardware method to reset the device to reading array data

GENERAL DESCRIPTION

The Am29LV160B is a 16 Mbit, 3.0 Volt-only Flash memory organized as 2,097,152 bytes or 1,048,576 words. The device is offered in 48-ball FBGA, 48-ball µBGA, 44-pin SO, and 48-pin TSOP packages. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data appears on DQ7–DQ0. This device is designed to be programmed in-system with the standard system 3.0 volt V_{CC} supply. A 12.0 V V_{PP} or 5.0 V_{CC} are not required for write or erase operations. The device can also be programmed in standard EPROM programmers.

The device offers access times of 80, 90, and 120 ns, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 3.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The Am29LV160B is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The **Unlock Bypass** mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend/Erase Resume** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The **hardware RESET# pin** terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both these modes.


AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.

PRODUCT SELECTOR GUIDE

Family Part Number	Am29LV160B		
Ordering Part Number: $V_{CC} = 3.0\text{--}3.6\text{ V}$	80R		
$V_{CC} = 2.7\text{--}3.6\text{ V}$		90	120
Max access time, ns (t_{ACC})	80	90	120
Max CE# access time, ns (t_{CE})	80	90	120
Max OE# access time, ns (t_{OE})	30	35	50

Note: See "AC Characteristics" for full specifications.

BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE

Family Part Number	Am29LV160B		
Ordering Part Number: $V_{CC} = 3.0\text{--}3.6\text{ V}$	80R		
$V_{CC} = 2.7\text{--}3.6\text{ V}$		90	120
Max access time, ns (t_{ACC})	80	90	120
Max CE# access time, ns (t_{CE})	80	90	120
Max OE# access time, ns (t_{OE})	30	35	50

Note: See "AC Characteristics" for full specifications.

BLOCK DIAGRAM



SYNCHRONOUS DRAM

MT48LC1M16A1 S - 512K x 16 x 2 banks

FEATURES

- PC100 functionality
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
1 Meg x 16 - 512K x 16 x 2 banks architecture with
11 row, 8 column addresses per bank
- Programmable burst lengths: 1, 2, 4, 8 or full page
- Auto Precharge Mode, includes CONCURRENT AUTO PRECHARGE
- Self Refresh and Adaptable Auto Refresh Modes
 - 32ms, 2,048-cycle refresh or
 - 64ms, 2,048-cycle refresh or
 - 64ms, 4,096-cycle refresh
- LVTTL-compatible inputs and outputs
- Single +3.3V $\pm 0.3V$ power supply
- Supports CAS latency of 1, 2 and 3

OPTIONS

	MARKING
• Configuration	
1 Meg x 16 (512K x 16 x 2 banks)	1M16A1
• Plastic Package - OCPL*	
50-pin TSOP (400 mil)	TG
• Timing (Cycle Time)	
6ns (166 MHz)	-6
7ns (143 MHz)	-7
8ns (125 MHz)	-8A
• Refresh	
2K or 4K with Self Refresh Mode at 64ms	S
• Part Number Example:	MT48LC1M16A1TG-7S

KEY TIMING PARAMETERS


SPEED	CLOCK	ACCESS TIME CL = 3**	SETUP	HOLD
-6	166 MHz	5.5ns	2ns	1ns
-7	143 MHz	5.5ns	2ns	1ns
-8A	125 MHz	6ns	2ns	1ns

*Off-center parting line

**CL = CAS (READ) latency

PIN ASSIGNMENT (Top View)

50-Pin TSOP



Note: The # symbol indicates signal is active LOW.

1 Meg x 16	
Configuration	512K x 16 x 2 banks
Refresh Count	2K or 4K
Row Addressing	2K (A0-A10)
Bank Addressing	2 (BA)
Column Addressing	256 (A0-A7)

16Mb (x16) SDRAM PART NUMBER

PART NUMBER	ARCHITECTURE
MT48LC1M16A1TG S	1 Meg x 16

GENERAL DESCRIPTION

The 16Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 16,777,216 bits. It is internally configured as a dual 512K x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 512K x 16-bit banks is organized as 2,048 rows by 256 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed

16Mb: x16 SDRAM

GENERAL DESCRIPTION (continued)

sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA selects the bank, A0-A10 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4 or 8 locations, or the full page, with a burst terminate option. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 1 Meg x 16 SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2ⁿ rule of prefetch architectures,


but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing the alternate bank will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.

The 1 Meg x 16 SDRAM is designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks in order to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access.

**16Mb: x16
SDRAM**

**FUNCTIONAL BLOCK DIAGRAM
1 Meg x 16 SDRAM**



PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
35	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
34	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), ACTIVE POWER-DOWN (row ACTIVE in either bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
18	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
15, 16, 17	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS# and WE# (along with CS#) define the command being entered.
14, 36	DQML, DQMH	Input	Input/Output Mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle. DQML corresponds to DQ0-DQ7; DQMH corresponds to DQ8-DQ15. DQML and DQMH are considered same state when referenced as DQM.
19	BA	Input	Bank Address Inputs: BA defines to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied. BA is also used to program the twelfth bit of the Mode Register.
21-24, 27-32, 20	A0-A10	Input	Address Inputs: A0-A10 are sampled during the ACTIVE command (row-address A0-A10) and READ/WRITE command (column-address A0-A7, with A10 defining AUTO PRECHARGE) to select one location out of the 512K available in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
2, 3, 5, 6, 8, 9, 11, 12, 39, 40, 42, 43, 45, 46, 48, 49	DQ0- DQ15	Input/ Output	Data I/Os: Data bus.
33, 37	NC	—	No Connect: These pins should be left unconnected.
7, 13, 38, 44	V _{DDQ}	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.
4, 10, 41, 47	V _{ssQ}	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
1, 25	V _{DD}	Supply	Power Supply: +3.3V ±0.3V.
26, 50	V _{ss}	Supply	Ground.

DVD BACKEND DECODER WITH INTEGRATED HOST PROCESSOR


PRODUCT PREVIEW

- INTEGRATED 32-BIT RISC HOST CPU
 - 2KBYTES INSTRUCTION CACHE, 2KBYTES DATA CACHE/SRAM
 - 50K DHRYSTONES/SEC (2.1) - 50MHz
- VIDEO DECODER
 - FULLY SUPPORTS MPEG-2 MP@ML
 - MEMORY REDUCTION - PAL IN 12MBITS
- SUBPICTURE DECODER
- HIGH PERFORMANCE ON-SCREEN DISPLAY
- AUDIO DECODER
 - 5.1 CHANNEL DOLBY AC-3® / MULTI CHANNEL MPEG-2 DECODING
 - DOWNMIX TO STEREO OR TO DOLBY PRO-LOGIC COMPATIBLE OUTPUTS FOR MPEG-2 AND AC-3
 - IEC6958 - IEC61937 COMPATIBLE OUTPUT
 - LPCM (DVD) MODE SUPPORTED
 - 6 CHANNELS OUTPUT
- PAL/NTSC ENCODER
 - MACROVISION™ 7.01/6.1 COMPATIBLE
 - TELETEXT, AND CLOSED CAPTION
- HIGH PERFORMANCE SDRAM INTERFACE
- PROGRAMMABLE MEMORY INTERFACE FOR DRAM, ROM, PERIPHERALS ETC.
- FRONT-END CHANNEL IC INTERFACE
 - DVD, VCD AND CD-DA COMPATIBLE
 - DSS - DVB BISTREAMS
 - SERIAL AND PARALLEL INTERFACES
 - HARDWARE SECTOR FILTERING
 - INTEGRATED CSS DECRYPTION AND TRACK BUFFER
- INTEGRATED PERIPHERALS
 - 2 UARTS, 1 I²C CONTROLLER, 3 PWM OUTPUTS, 3 TIMERS, 3 CAPTURE TIMERS, SMART CARD
 - 34 BITS OF PROGRAMMABLE I/O
 - OS LINK
- PROFESSIONAL TOOLSET SUPPORT
 - ANSI C COMPILER AND LIBRARIES
 - OPERATING SYSTEMS SUPPORT
 - ADVANCED DEBUGGING TOOLS
- 208 PIN PQFP PACKAGE

DESCRIPTION

The STi5505 provides a very highly integrated backend solution for DVD and combo DVD-DVB (Set Top Box) applications. The STi5505 incorporates a host CPU which handles both general application (DVD navigation, CD-DA, VCD, DVB) and drivers of the different embedded peripherals (audio/video, subpicture decoders, OSD, PAL/NTSC encoder...). The STi5505 offers one of the best cost-effective (memory savings, internal peripherals availability) solution to DVD-DVB applications with rapid time to market (Reference design, DVD-DVB Software Toolkit).

Figure 1 : General Block Diagram



I - GENERAL DESCRIPTION

The performance offered by the ST20 CPU and its associated hardware (decoders, encoder, peripherals...) allows an integrated and unified DVD or DVD-DVB software solution.

All the following operations are performed inside the STi5505 :

- application management (DVD Navigation, VCD, CD-DA, DVB-Program Guide ...),
- device data retrieval drivers (demultiplex, stream buffer management ...),
- device presentation drivers (video decoder, subpicture decoder, on-screen display, audio decoder, PAL/NTSC encoder ...),
- embedded peripherals drivers (UART, I²C, Programmable I/O, Smart Card ...).

I.1 - ST20 32-bit CPU

The ST20 micro-core family has been developed by SGS-THOMSON Microelectronics to provide the tools and building blocks to enable the development of highly integrated application-specific 32-bits device at the lowest cost and fastest time to market.

The STi5505 integrates a ST20 C2 core with the following characteristics :

- 50K Dhystones/s at 50MHz,
- 8/16 bits instructions (32 most common instructions in 8 bits),
- instruction cache 2Kbytes - write back replacement policy,
- internal SRAM 2Kbytes to ensure fast access to critical code, data, interrupt handler ...
- data cache 2 Kbytes - write back replacement policy,

The STi5505's ST20 is provided with advanced debugging tools :

- on-chip real-time emulation,
- debugging with minimal impact on software and performance,
- non intrusive attachment to the host via JTAG (IEEE1149.1),
- no intrusion into the performance of the CPU core,
- no intrusion into user code space by a debug kernel,
- only 40bytes used for breakpoint handler.

I.2 - Video Decoder

The video decoder implemented in the STi5505 uses a patented memory reduction/bandwidth reduction scheme to offer the user the best band-

width/memory size compromise.

The algorithm is lossless and uses "on-the-fly" decoding to reduce the memory requirements to two frame buffers in memory reduction mode.

In this mode, PAL decoding is contained in 12Mbits. When used in bandwidth reduction mode, the memory usage is the normal three buffers but the bandwidth required by the decoder is significantly reduced compared to a classical implementation.

In summary, the features of the decoder are :

- MPEG-2 Main Profile/Main Level (MP@ML) support,
- MPEG-2 program streams, Packet Elementary streams and MPEG-1 system streams support,
- memory reduction architecture allowing sharing of single 16 Mbits SDRAM between MPEG decoding, micro and transport functions - memory expandable to 32 Mbits of SDRAM,
- letter box (16:9) filter,
- pan-scan, horizontal and vertical image resizing,
- automatic error concealment.

I.3 - Subpicture Decoder

The STi5505 has a hardware DVD compliant subpicture decoder. Subpicture units are copied by DMA into subpicture bit buffer.

The subpicture decoder can decode complete subpicture units without any interaction from the ST20.

The main subpicture decoder features are :

- up to 720x480 or 720x576 subpicture area,
- internal LUTs for Sub Picture, Highlight and PCI (4 bits color and contrast outputs),
- internal color LUT (4 bits from SP, HL, PCI to 24 Y,Cr,Cb bits) for SP color inputs to MPEG, OSD, SP mixer.

I.4 - Audio Decoder

The audio decoder cell is a fully compatible Dolby AC-3™ / MPEG-1/MPEG-2 decoder capable of decoding both 5.1 and 2 channel streams compatible with the DVD standard.

Downmix from 5.1 channels is supported for both Dolby and MPEG-2 streams. The output can be sent directly to external DACs or formatted for transmission in accordance with the IE6958 standard.

The decoder can also handle linear PCM in accordance with the DVD standard. An integrated down-sampler is provided for conversion from 96 kHz to 48kHz.

I - GENERAL DESCRIPTION (continued)

The main features of the decoder core are :

- Decodes 5.1 Dolby AC-3 Digital surround,
- Output to 6 channels. Downmix modes : 1, 2, 3 or 4 channels for MPEG and AC-3 streams,
- Karaoke mode for DVD. MPEG-2 capable, AC-3 capable,
- MPEG-1, 2-channel audio decoder layers 1 and 2,
- MPEG-2, 6-channel audio decoder layer 2,
- PCM : transparent. downsampling 96 to 48 kHz,
- Accepts MPEG-2 PES stream format for : MPEG-2, MPEG-1, Dolby AC-3 and Linear PCM,
- IEC6958 Output Interface,
- CD-DA PCM format (subcode output in IEC6958 user data),
- Downmix for Dolby Pro Logic compatible outputs for AC-3 and MPEG-2 (Pro Logic encoder),
- Pro Logic decoder,
- PLL for Internal 44.1 and 48kHz PCM clock generation,
- On chip pink noise generator.

I.5 - High Performance On-Screen Display

The graphics performance of the STi5505 supports the new requirements for intelligent program guides and interactive applications.

The display interface supports up to 256 colors for each OSD region and a transparency feature allows mixing of video with the OSD. Fast access graphics and many other additional features are available and are supported by a graphics library.

Very high system performance is obtained by closely coupling the ST20 RISC processor and cache with the MPEG audio/video core and display memory.

Low latency RISC access and DMA engines allow rapid construction of bit maps.

I.6 - PAL/NTSC Encoder

The STi5505 integrates a PAL/NTSC encoder. It converts the digital MPEG/Sub Picture/OSD stream into a standard analog baseband PAL/NTSC signal and into RGB analog components. Six analog output pins are available on which it is possible to output CVBS, S-VHS (Y/C) and RGB formats.

The encoder handles interlaced and non-interlaced mode.

It can perform Closed Captions, CGMS or Teletext encoding and allows Macrovision 7.01/6.1 copy protection.

The encoder supports both master and slave modes for synchronization.

I.7 - Memory Interfaces

The STi5505 has been designed to minimize system costs by enabling various memory savings. Two kinds of memory interfaces are used on the STi5505 : a programmable External Memory Interface (EMI) and a high performance SDRAM interface.

The External Memory Interface supports several address ranges (memory banks). In each bank, a set of signals are entirely programmable and can be used to map 8/16 bits peripherals such as Front End channel ICs in DVD applications.

The EMI contains a zero glue logic DRAM and a low-cost EPROM interface.

This interface can be programmed to interface very easily peripherals.

The SDRAM memory interface supports gluelessly 125 MHz SDRAMs providing the adequate bandwidths to achieve MPEG decoding and display, OSD drawing and display, and general system use.

Memory savings can be realized on ROM requirements too : the ST20 VL-RISC micro-core has the highest code density of any 32 bit CPU, leading to the lowest cost program ROM.

I.8 - Front-End Interface

The STi5505's front end interface accepts :

- DVD, VCD and CD-DA sectors,
- DVB-DSS transport stream.

In DVD mode, DVD, VCD and CD-DA information can be input into STi5505 through a serial interface or a generic parallel interface.

In serial mode, data are captured and filtered from I2S and V4 interfaces by an internal sector processor. V4 interface is used to capture VCD and CD-DA subcode information. In parallel mode, sector processor is bypassed.

I - GENERAL DESCRIPTION (continued)

The main features of the DVD interface are :

- DVD, VCD and CD-DA compatible,
- hardware sector filtering,
- subcode error correction for CD-DA,
- integrated CSS decryption,
- integrated track buffer support,
- DMA engine to ST20 memory.

In DVB-DSS mode, DVB-DSS transport stream is input through a serial interface. The STi5505 extracts and descrambles Packet Elementary Streams belonging to one user selected program to be decoded and presented.

The main features of the DVB-DSS interface are :

- descrambling (transport packet and packet elementary streams in DVB mode, transport packet in DSS mode ; up to 32 streams descrambling),
- PID and section filtering,
- clock recovery,
- DMA engine.

In DVB-DSS mode, a high speed digital interface

allows to transfer packets between the Set Top Box and external units, either for recording or playback purposes. This interface provides also full support for an external IEEE1394 connection.

I.9 - Integrated Peripherals

Several peripherals generally used in DVD players or DVD-DVB combos have been integrated into the STi5505.


They are :

- two UARTs to interface remote control receivers, DVD front end, modem ...,
- one I²C controller to interface serial memories, remote control receivers, microcontrollers...,
- 2 SmartCard interfaces (ISO7816-3) for DVB-DSS conditionnal access, pay per view ...,
- PWM/timer module for control of system clock,
- 34 programmable I/O pins,
- OS Link interface,
- JTAG with boundary scan for debug.

STi5505 (Rev. Ax)

II - PIN DESCRIPTION

II.1 - Pin Connections



II - PIN DESCRIPTION (continued)**II.2 - Pin List**

Pin	Name	Type	Function
SUPPLIES			
1, 18, 34, 67, 75, 86, 95, 102, 110, 119, 130, 139, 149, 159, 171, 184, 208	V _{DD}		Power Supply
4, 19, 35, 68, 77, 87, 96, 103, 111, 120, 131, 140, 150, 160, 172, 185, 200	GND		Ground
53, 60	V _{DDA}		Analog Power Supply for DENC D/A Converters
54, 61	V _{SSA}		Analog Ground for DENC D/A Converters
48	V _{DDA_PCM}		Analog Power Supply for PLL PCM
49	V _{REF_PCM}		Analog Reference for PLL PCM
50	V _{SSA_PCM}		Analog Ground for PLL PCM

FRONT-END INTERFACE

36	B_DATA	I	I ² S Data (DVD) or PARA_DATA[2] (DVB//) or Link Data (DVB/DSS)
40	B_WCLK	I/O	I ² S Word Clock or PARA_DATA[6] (DVB//) or NRSS_CLK (DVB/DSS)
37	B_BCLK	I	I ² S Bit Clock (DVD) or PARA_DATA[3] (DVB//) or Link Bit Clock (DVB/DSS)
38	B_FLAG	I	Error Flag (DVD) or PARA_DATA [4] (DVB//) or Link Sync (DVB/DSS)
39	B_SYNC	I	Sector / Abs Time Sync (DVD) or PARA_DATA[5] (DVB//) or Link Not Valid (DVB/DSS)
42	B_V4	I	Versatile Input Pin (Subcode Input) or PARA_DATA[7] (DVB//) or NRSS_IN (DVB/DSS)

VIDEO OUTPUT INTERFACE

57	R_OUT	O	Red Output
56	G_OUT	O	Green Output
55	B_OUT	O	Blue Output
63	C_OUT	O	Chroma Output
64	CV_OUT	O	Composite Video Output
62	Y_OUT	O	Luma Output
59	I_REF_DAC_RGB	I	DAC Current Reference
66	I_REF_DAC_YCC	I	DAC Current Reference
58	V_REF_DAC_RGB	I	DAC Voltage Reference
65	V_REF_DAC_YCC	I	DAC Voltage Reference
117	OSD_ACTIVE	I/O	OSD Active
118	PIXCLK_27MHz	I	System Clock Input
51	HSYNC	I/O	Horizontal Sync
52	ODD/EVEN	I/O	Vertical Sync

AC-3/MPEG1-2 AUDIO OUTPUT INTERFACE

43	SCLK	O	Serial Bit Clock
44	PCM_OUT0	O	Audio Serial Output Data 0
24	PCM_OUT1	O	Audio Serial Output Data 1
21	PCM_OUT2	O	Audio Serial Output Data 2
45	PCM_CLK	I/O	PCM Clock In or Out
46	LRCLK	O	Left/Right Clock
47	SPDIF_OUT	O	SPDIF Output

II - PIN DESCRIPTION (continued)**II.2 - Pin List** (continued)

Pin	Name	Type	Function
-----	------	------	----------

EXTERNAL INTERRUPTS

23, 25	IRQ[0:1]	I	External Interrupts
--------	----------	---	---------------------

PROGRAMMABLE I/O AND ALTERNATE FUNCTION (see Device Configuration Chapter)

15	PIO0 [0]	I/O	General Purpose I/O or PARA_SYNC (DVD//Front End) or Sc1Data (Smart Card 1 Data I/O)
16	PIO0 [3]	I/O	General Purpose I/O or PARA_REQ (DVD//Front End) or Sc1Clk (Smart Card 1 Clock)
17	PIO0 [4]	I/O	General Purpose I/O or PARA_STR (DVD//Front End) or Sc1RST (Smart Card 1 Reset)
20	PIO0 [5]	I/O	General Purpose I/O or PARA_DATA[0] (DVD//Front End) or Sc1Cmd V _{CC} (Smart Card 1 Voltage Enable)
21	PIO0 [6]	I/O	General Purpose IO or Sc1DataDir (Smart Card 1 Dir)
22	PIO0 [7]	I/O	General Purpose I/O or PARA_DATA[1] (DVD//Front End) or Sc1Detect(Smart Card 1 Detect)
9	PIO1 [0]	I/O	General Purpose I/O or I ² C Data
10	PIO1 [2]	I/O	General Purpose I/O or I ² C Clock
198, 199	PIO1 [3:4]	I/O	General Purpose IO
11	PIO1 [5]	I/O	General Purpose IO or ASC1 TXD
12	PIO1 [6]	I/O	General Purpose IO or ASC1 RXD
13	PIO1 [7]	I/O	General Purpose IO or ASC3 TXD
3	PIO2 [0]	I/O	General Purpose I/O or Sc0Data (Smart Card 0 Data I/O)
5	PIO2 [3]	I/O	General Purpose I/O or Sc0Clk (Smart Card 0 Clock)
6	PIO2 [4]	I/O	General Purpose I/O or Sc0RST (Smart Card 0 Reset)
7	PIO2 [5]	I/O	General Purpose I/O or Sc0CmdV _{CC} (Smart Card 0 Voltage Enable)
8	PIO2 [7]	I/O	General Purpose I/O or Sc0Detect (Smart Card 0 Detect)
201	PIO3 [0]	I/O	General Purpose IO or OSLink In
202	PIO3 [1]	I/O	General Purpose IO or OSLink Out
203	PIO3 [2]	I/O	General Purpose IO or CPUReset
204	PIO3 [3]	I/O	General Purpose IO or CPU Analyse
205	PIO3 [4]	I/O	General Purpose IO or ErrorOut
206, 207, 2	PIO3 [5:7]	I/O	General Purpose IO
191-197	PIO4 [0:6]	I/O	General Purpose IO
14	PIO4 [7]	I/O	General Purpose IO or ASC3 RXD

JTAG INTERFACE

188	TCK	I	Test Clock
186	TDI	I	Test Data Input
189	TDO	O	Test Data Output
187	TMS	I	Test Mode Select
190	TRST	I	Test Reset

SYSTEM USE

28	PWM2	O	PWM2 Output
27	PWM1/BOOTFROMROM	O/I	PWM1 Output or Configuration Oslink Pins
26	PWM0/OSLINK_SEL	O/I	PWM0 Output or Boot from ROM during Reset
29	RST	I	Reset
116	AUXCLK	O	Auxiliary Clock for Any Purpose

II - PIN DESCRIPTION (continued)**II.2 - Pin List (continued)**

Pin	Name	Type	Function
SDRAM INTERFACE			
78-81, 69, 70-74, 82, 83	AD[0:11]	O	SDRAM Address Bus
92-94, 97-101, 106-109, 112-115	DQ[0:15]	I/O	SDRAM Data (Lower Byte)
84, 85	SDCS[0:1]	O	SDRAM Chip Selects
89	SDCAS	O	SDRAM CAS
88	SDRAS	O	SDRAM RAS
90	SDWE	O	SDRAM Write Enable
104	MEMCLKIN	I	SDRAM Memory Clock Input
76	MEMCLKOUT	O	SDRAM Memory Clock Output
91	DQML	O	DQ Mask Enable (Lower)
105	DQMU	O	DQ Mask Enable (Upper)
EXTERNAL MEMORY INTERFACE			
161-170, 173-183	ADR[1:21]	I/O	External Memory Address Bus
141-148, 151-158	DATA[0:15]	I/O	External Memory Data Bus
128	RAS1/HOLDREQ	O	DRAM RAS or reserved
136	WAIT/READY	I/O	External Wait States or Reserved
133	R/W/DMAACK	I/O	DRAM R/W Strobe or Reserved
121, 122	BE[0:1]	O	Byte enable
129	CAS0/HOLDACK	O/I	DRAM CAS or Reserved
132	CAS1/DMAREQ	O	DRAM CAS or Reserved
124-126	CE[1:3]	O	Chip Select for Banks 1 - 3
135	CS	I	Reserved
137	PROCCLK	I/O	ST20 Clock or Reserved
127	RAS0/CE0	O	DRAM RAS or Chip Select for Bank 0
134	DMAXFER	I	Reserved
138	PPC_MODE	I	Reserved
123	OE	I/O	Output Enable or Reserved
SDAV/P1394 INTERFACE			
30	TEST1	I/O	DATA_RX/STROBE_TX (SDAV Mode) or SDAV_CLK (P1394 Mode)
31	TEST2	I/O	STROBE_RX/DATA_TX (SDAV Mode) or DATA_IN/DATA_OUT (P1394 Mode)
32	TEST3	I/O	Direction (SDAV Mode) or DATA_VALID In/Out (P1394 Mode)
MISCELLANEOUS			
41	TEST5	O	NRSS_OUT (DVB/DSS)

III - FUNCTIONAL DESCRIPTION

III.1 - Functional Modules

Figure 1 shows the subsystem modules that make up the STi5505. These modules are outlined below.

III.1 - CPU

The Central Processing Unit (CPU) on the STi5505 is the ST20-C2 32-bit processor core. It contains instruction processing logic, instruction and data pointers and an operand register. It directly accesses the high speed on-chip SRAM memory, which can store data or programs, and uses the Caches to reduce access time to off chip program and data memory.

The processor can access memory via the general purpose External Memory Interface (EMI) or via the SDRAM EMI which is shared with the MPEG decoder.

III.2 - Memory Subsystem

The STi5505 on-chip SRAM memory system provides 160 Mbytes/s internal data bandwidth, supporting pipelined 2 cycles internal memory access at 25ns cycle times. The STi5505 memory system consists of 2 Kbytes of SRAM, 2Kbytes of instruction cache, a 2Kbytes data cache that can be programmed to be SRAM, and an external memory interface (EMI).

The STi5505 product has 2 Kbytes of on-chip SRAM. The advantage of this is the ability to store time critical code on chip, for instance interrupt routines, software kernels or device drivers, and even frequently used data without these being flushed from the caches.

The instruction and data caches are direct mapped with a write-back system for the data cache and support burst accesses to the external memories for refill and write-back which are effective for increasing performance with page-mode and SDRAM memories.

The STi5505 EMI controls access to the external memory and peripherals while the SDRAM EMI provides access to the SDRAM buffer for the MPEG decoders, ST20 and DMA peripherals.

The STi5505 EMI can access a 16 Mbytes (or greater if DRAM is used) physical address space in each of the four general purpose memory banks, and provides sustained transfer rates of up to 80 Mbytes/s. Peripherals that support an asynchronous data acknowledge are supported as is an external Power PC which can share the bus with the STi5505 and access the SDRAM buffer through the device.

High memory bandwidths up to 200 Mbytes/s can be supported by the SDRAM EMI.

The STi5505 internal memory interconnect provides buffering and arbitration of memory access requests to sustain very high throughput of memory accesses.

III.3 - System Services Module

The STi5505 system services module includes :

- Phase locked loop (PLL) - accepts 27MHz input and generates all the internal high frequency clocks needed for the CPU and the OS-Link.
- test access port - JTAG compatible.
- Diagnostics controller accessed via the JTAG port providing :
 - Bootstrapping during development
 - Hardware breakpoint and watchpoint
 - Real time trace
 - External LSA triggering support.

III.4 - Serial Communications

To facilitate the connection of this system the front end device and other peripherals, two UARTs (ASCs) are included in the device. The UARTs provide an asynchronous serial interface.

The UART can be programmed to support a range of baud rates and data formats, for example, data size, stop bits and parity. Two synchronous serial communications (SSC) interfaces are provided on the device. These can be used for a remote control device for example via an I²C or SPI bus.

III.5 - Interrupt Subsystem

The STi5505 interrupt subsystem supports eight prioritized interrupt levels. Two external interrupt pins are provided. Level assignment logic allows any of the internal or external interrupts to be assigned and, if necessary, share any interrupt level.

III.6 - Front End Interface & DVD Decryption

The front end interface accepts sectors in the case of DVD, MPEG-1 system stream in the case of VCD and PCM data for CD-DA applications on an I²S interface. In the case of VCD and CD-DA disks the subcode information is input via a simple asynchronous serial interface similar to a UART.

The bitstream and subcode stream then pass through a "sector processor" block which handles sector filtering in the case of DVD and sectorizing using the subcode stream for VCD and CD-DA systems.

III - FUNCTIONAL DESCRIPTION (continued)

The block also handles overspeed processing for all systems. The capturing of CD-DA sectors is based on a flywheel timer to improve robustness by concealing errors in the subcode stream. For DVD the data, having had sector headers removed, then passes through a DVD conformant de-cryption stage and is written into any of the system memories using a programmable DMA engine. When a subcode stream is present it is locally buffered, by subcode block and can be read by the CPU for subsequent processing, if required.

III.7 - PWM and counter module

This unit includes three separate pulse width modulator (PWM) generators using a shared counter, and three timer compare and capture channels sharing a second counter.

The counters can be clocked from a pre-scaled internal clock or from a pre-scaled external clock via the capture clock input and the event on which the timer value is captured is also programmable.

The PWM counters are 8-bit with 8-bit registers to set the output high time. The capture/compare counter and the compare and capture registers are 32-bit.

III.8 - Parallel Programmable IO module

40 bits of parallel I/O are provided. 34 of them are connected to actual PIO pins. Each bit is programmable as an output or an input. The output can be configured as a totem pole or open drain driver. Input compare logic is provided which can generate an interrupt on any change on any input bit.

Many pins of the STi5505 device are multi-function and can either be configured as PIO or connected to an internal peripheral signal.

III.9 - MPEG Video decoder

The video decoder is a real-time video compression processor supporting the MPEG-1 and MPEG-2 standards at video rates up to 720 x 480 x 60 Hz and 720 x 576 x 50 Hz. Picture format conversion for display is performed by vertical and horizontal filters. User-defined bitmaps may be superimposed on the display picture through use of the on-screen display function.

III.10 - PAL/NTSC encoder

The digital encoder which is integrated in the STi5505 converts a multiplexed 4:2:2 YUV stream into a standard analog baseband PAL/NTSC signal and into RGB analog components. The encoder can also perform closed-caption, CGMS or teletext encoding

and allows Macrovision™ 7.01/6.1 copy protection.

III.11 - MPEG-2 Audio / Dolby AC-3 Decoder

The audio decoder is a Dolby AC-3 decoder capable of decoding both 5.1 and 2 channel DVD conformant bitstreams. The decoder also handles MPEG-1 (layers 1 & 2) and MPEG-2 layer 2 (6 channels). Downmix to 2 channels is possible for Dolby and MPEG standards with optional pro-logic encoding.

The decoder directly accepts MPEG-2 PES streams as input. The decoder is capable of supporting IEC6958-IEC61937 formatted outputs for AC-3 and MPEG audio, linear PCM (left & right, 16, 18, 20 & 24 bits), zero output (Mute mode) and PCM audio.

32K SERIAL I²C EEPROM with EXTENDED ADDRESSING

NOT FOR NEW DESIGN

- COMPATIBLE with I²C EXTENDED ADDRESSING
- TWO WIRE SERIAL INTERFACE, SUPPORTS 400kHz PROTOCOL
- 1 MILLION ERASE/WRITE CYCLES, OVER the FULL SUPPLY VOLTAGE RANGE
- 40 YEARS DATA RETENTION
- SINGLE SUPPLY VOLTAGE
 - ± 4.5V to 5.5V for ST24E32 version
 - ± 2.5V to 5.5V for ST25E32 version
- WRITE CONTROL FEATURE
- BYTE and PAGE WRITE (up to 32 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH UP PERFORMANCES
- **ST24E32 and ST25E32 are replaced by the M24C32**





Figure 1. Logic Diagram



AI01201B

DESCRIPTION

The ST24/25E32 are 32K bit electrically erasable programmable memories (EEPROM), organized as 8 blocks of 512 x 8 bits. The ST25E32 operates with a power supply value as low as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.

Table 1. Signal Names

E0 - E2	Chip Enable Inputs
SDA	Serial Data Address Input/Output
SCL	Serial Clock
WC	Write Control
V _{CC}	Supply Voltage
V _{SS}	Ground

ST24E32, ST25E32

Figure 2A. DIP Pin Connections




Figure 2B. SO Pin Connections




Table 2. Absolute Maximum Ratings⁽¹⁾

Symbol	Parameter	Value	Unit	
T _A	Ambient Operating Temperature	±40 to 125	°C	
T _{STG}	Storage Temperature	±65 to 150	°C	
T _{LEAD}	Lead Temperature, Soldering (SO8) (PSDIP8)	40 sec 10 sec	215 260	°C
V _{IO}	Input or Output Voltages	±0.6 to 6.5	V	
V _{CC}	Supply Voltage	±0.3 to 6.5	V	
V _{ESD}	Electrostatic Discharge Voltage (Human Body model) ⁽²⁾	4000	V	
	Electrostatic Discharge Voltage (Machine model) ⁽³⁾	500	V	

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.


2. 100pF through 1500Ω; MIL-STD-883C, 3015.7

3. 200pF through 0Ω; EIAJ IC-121 (condition C)


DESCRIPTION (cont'd)

Each memory is compatible with the I²C extended addressing standard, two wire serial interface which uses a bi-directional data bus and serial clock. The ST24/25E32 carry a built-in 4 bit, unique device identification code (1010) corresponding to the I²C bus definition. The ST24/25E32 behave as

slave devices in the I²C protocol with all memory operations synchronized by the serial clock. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by a stream of 4 bits (identification code 1010), 3 bit Chip Enable input to form a 7 bit Device Select, plus one read/write bit and terminated by an acknowledge bit.



Pin Configuration



Typical Connection Diagram - Hardware Mode (Control Port Mode)

Pin Function

No.	Pin Name	I/O	Description
1	RST	I	Reset input (Low active)
2	M4(AD0/CS)	I	Chip address bit0 for I2C
3	M3(AD1/CDIN)	I	Chip address bit1 for I2C
4	M2(SCL/CCLK))	I	Serial clock for I2C
5	M0(SDA/CDOUT)	I/O	Serial data for I2C
6	DGND		Digital ground
7	VD		Digital power supply +3.3V
8	VD		Digital power supply +3.3V
9	DGND		Digital ground
10	MCLK	I	Master clock PCM mode:256Fs DSD mode:192Fs (8.4672MHz)
11	SCLK	I	Serial data clock
12	LRCK(PCM) CLKMODE(DSD)	I	PCM mode:Left/Right channel clock DSD mode:Select MCLK to DSD data rate clock ratios
13	SDATA(PCM) DSD_L(DSD)	I	PCM mode:Serial audio data DSD mode:Direct Stream Digital audio data (Left)
14	M1(PCM) DSD_R(DSD)	I	PCM mode:(Low) DSD mode:Direct Stream Digital audio data (Right)
15	MUTE	I	Mute input (Low active)
16	C/H	I	Control port (H) /Hardware (L) mode select
17	MUTEC	O	Mute control (Low active)
18	AGND		Analog ground
19	AOUTR-	O	Right channel negative Analog out
20	AOUTR+	O	Right channel positive Analog out
21	AND		Analog ground
22	VA		Analog power supply +5.5V
23	AOUTL+	O	Left channel positive Analog out
24	AOUTL-	O	Left channel negative Analog out
25	CMOUT	O	Common mode voltage
26	FILT-	I	Reference ground
27	FILT+	O	Reference filter
28	VREF		Voltage reference input



9.6.1 Description of I²C Controller PC8574

Block Diagram

PC8574

Block Diagram

Pin Configuration



Pin Function


SYMBOL	PIN		DESCRIPTION
	DIP16; SO16	SSOP20	
A0	1	6	address input 0
A1	2	7	address input 1
A2	3	9	address input 2
P0	4	10	quasi-bidirectional I/O 0
P1	5	11	quasi-bidirectional I/O 1
P2	6	12	quasi-bidirectional I/O 2
P3	7	14	quasi-bidirectional I/O 3
V _{SS}	8	15	supply ground
P4	9	16	quasi-bidirectional I/O 4
P5	10	17	quasi-bidirectional I/O 5
P6	11	19	quasi-bidirectional I/O 6
P7	12	20	quasi-bidirectional I/O 7
INT	13	1	interrupt output (active LOW)
SCL	14	2	serial clock line
SDA	15	4	serial data line
V _{DD}	16	5	supply voltage
n.c.	-	3	not connected
n.c.	-	8	not connected
n.c.	-	13	not connected
n.c.	-	18	not connected

Abbreviation list

ADC	Analogue to Digital Converter	NICAM	Near Instantaneous Compounded Audio Multiplexing. This is a digital sound system, mainly used in Europe.
AM	Amplitude Modulation	NTSC	National Television Standard Committee. Colour system mainly used in North America and Japan.
AP	Asia Pacific		Colour carrier NTSC M/N = 3.579545 MHz, NTSC 4.43 = 4.433619 MHz (this is a VCR norm, it is not transmitted off-air)
AV	External Audio Video		Non Volatile Memory: IC containing TV related data e.g. alignments
BE	Basic Engine	NVM	Open Circuit
B/G	Monochrome TV system. Sound carrier distance is 5.5 MHz		Optical Pick up Unit
BTSC	Broadcast Television Standard Committee. Multiplex FM stereo sound system, originating from the USA and used e.g. in LATAM and AP-NTSC countries	OC	On Screen Display
ComPair	Computer aided rePair	OPU	Project 50 or Easy Link
CC	Closed Caption	OSD	Phase Alternating Line. Colour system mainly used in West Europe (colour carrier = 4.433619 MHz) and South America (colour carrier PAL M = 3.575612 MHz and PAL N = 3.582056 MHz)
CD-DA	CD Digital Audio	P50	Printed Circuit Board (see PWB)
CS	Chip Select	PAL	Pulse Code Modulation
CVBS	Composite Video Blanking and Synchronisation		Audio system clock for DAC
DAC	Digital to Analogue Converter	PCB	Audio serial output data
DAIO	Digital Audio Input Output	PCM	Physical Disc Mark
DENC	Digital Encoder	PCM_CLK	Phase Locked Loop. Used for e.g. FST tuning systems. The customer can give directly the desired frequency
D/K	Monochrome TV system. Sound carrier distance is 6.5 MHz	PCM_OUTx	Scan mode where all scan lines are displayed in one frame at the same time, creating a double vertical resolution.
DFU	Direction For Use: description for the end user	PDM	Pit Signal Processing
DNR	Dynamic Noise Reduction	PLL	Printed Wiring Board (see PCB)
DRAM	Dynamic RAM		Random Access Memory
DSD	Direct Stream Digital	Progressive Scan	Remote Control handset
DSP	Digital Signal Processing		Remote Control system 5, signal from the remote control receiver
DTS	Digital Theatre Sound		Red Green Blue
DVD	Digital Versatile Disc		Read Only Memory
EEPROM	Electrically Erasable and Programmable Read Only Memory	PSP	Serial to Basic Engine, communication bus between host- and servo processor
EFM	Eight to Fourteen bit Modulation	PWB	Super Audio Compact Disc
EMI	External Memory Interface (STi5505)	RAM	Syndicat des Constructeurs d'Appareils Radiorecepteurs et Televisieurs
EU	Europe	RC	Serial Clock I ² C
EXT	External (source), entering the set via SCART or Cinch	RC5	Audio serial bit clock
FLASH	Flash memory	RGB	Serial Data I ² C
FM	Frequency Modulation	ROM	Synchronous DRAM
HP	Headphone	S2B	SEquence Couleur Avec Memoire. Colour system mainly used in France and East Europe. Colour carriers = 4.406250 MHz and 4.250000 MHz
HPF	High Pass Filter		Sony Philips Digital InterFace
HW	Hardware	SACD	Static RAM
I	Monochrome TV system. Sound carrier distance is 6.0 MHz	SCART	Standby
I ² C	Integrated IC bus		Super Video Home System
I ² S	Integrated IC Sound bus	SCL	Software
IF	Intermediate Frequency	SCLK	Total Harmonic Distortion
Interlaced	Scan mode where two fields are used to form one frame. Each field contains half the number of the total amount of lines. The fields are written in 'pairs', causing line flicker.	SDA	Teletext
		SDRAM	Microprocessor
		SECAM	Video CD
IR	Infra Red		Video Cassette Recorder
IRQ	Interrupt Request	S/PDIF	Luminance (Y) and Chrominance (C) signal
LATAM	Latin America	SRAM	Component video
LED	Light Emitting Diode	STBY	SCART switch control signal on A/V board. 0 = loop through (AUX to TV), 6 = play 16:9 format, 12 = play 4:3 forma
L/L'	Monochrome TV system. Sound carrier distance is 6.5 MHz. L' is Band I, L is all bands except for Band I	SVHS	
LLD	Loss Less Decoder	SW	
LPCM	Linear Pulse Code Modulation	THD	
LPF	Low Pass Filter	TXT	
LRCLK	Left/Right clock	uP	
LS	Loudspeaker	VCD	
M/N	Monochrome TV system. Sound carrier distance is 4.5 MHz	VCR	
MACE	Mini All Compact Disc Engine	Y/C	
MPEG	Motion Pictures Experts Group	YUV	
NC	Not Connected	0/6/12	

AV CBA (COPPER SIDE) TEST POINT OVERVIEW

I100 A13	I134 E7	I204 A14	I237 C16	I270 D13	I315 E12	I353 A11	I502 A15	I536 B16	I569 D9	I602 A2
I101 A6	I135 A18	I205 A13	I238 C17	I271 C12	I316 D12	I355 F17	I503 D10	I537 E7	I570 E9	I603 E1
I102 A7	I137 D6	I206 A14	I239 C17	I272 C17	I317 E12	I356 E17	I504 A11	I538 E8	I571 F10	I604 A2
I103 A7	I138 C12	I207 C12	I240 G8	I273 C17	I318 B6	I357 E17	I505 A15	I539 E7	I572 F10	I605 A4
I104 A7	I139 E9	I208 C12	I241 C18	I274 C19	I319 F9	I358 E17	I506 A11	I540 F1	I573 F10	I606 A4
I105 A7	I140 A17	I209 C12	I242 C17	I275 B19	I320 E13	I359 E17	I507 B4	I541 F2	I574 E9	I607 A5
I106 A7	I141 A19	I210 C12	I243 C18	I276 C11	I321 F13	I360 E17	I508 F5	I542 F3	I575 E10	I608 A5
I107 A7	I142 D7	I211 B11	I244 C18	I277 C11	I322 F12	I361 E15	I509 A12	I543 E8	I576 E10	I609 A5
I108 A7	I143 C8	I212 B11	I245 C17	I278 D11	I323 E12	I362 E16	I510 E9	I544 E12	I577 E10	I610 A5
I109 A6	I144 C18	I213 B18	I246 C17	I279 C13	I324 E14	I363 E14	I511 A15	I545 B7	I578 D10	I611 A5
I110 B8	I145 C9	I214 B18	I247 B18	I280 C13	I325 E14	I364 E15	I512 C6	I546 E19	I579 D10	I612 A5
I111 A6	I146 B8	I215 B17	I248 B19	I281 B13	I326 F14	I365 E14	I513 A12	I547 E20	I580 E10	I613 A5
I112 A17	I147 B8	I216 B17	I249 C19	I282 B16	I327 E14	I366 E14	I514 C15	I548 B15	I581 E11	I614 A5
I113 D7	I148 B9	I217 B17	I250 C18	I283 A13	I328 F13	I367 E15	I516 F7	I549 E9	I582 E11	I615 B6
I114 A20	I149 B9	I218 B20	I251 C19	I284 A13	I329 E13	I368 E15	I517 C6	I550 F3	I583 E19	I616 B3
I115 B11	I150 C9	I219 B20	I252 C19	I285 C20	I330 E14	I369 E14	I518 E18	I551 A15	I584 F20	I617 B3
I116 A11	I151 C9	I220 C19	I253 C19	I286 C19	I331 E18	I370 E14	I519 A4	I552 E3	I585 F20	I618 B3
I117 A11	I152 B9	I221 C12	I254 B20	I287 C19	I332 E18	I371 E17	I520 A12	I553 E3	I586 C3	I619 A3
I118 C6	I153 B9	I222 C11	I255 B20	I288 C17	I333 F16	I372 E16	I521 A12	I554 F4	I587 B3	I620 E19
I119 A8	I154 A10	I223 D15	I256 B19	I289 A13	I334 D18	I373 E17	I522 A12	I555 F5	I588 C3	I624 B3
I120 A8	I155 A12	I224 C12	I257 C20	I300 D12	I335 E16	I374 E17	I523 A14	I556 E5	I589 A15	I625 B3
I121 D6	I156 E7	I225 C13	I258 C20	I301 D11	I336 E18	I375 E15	I524 E11	I557 E5	I590 B15	I626 C3
I122 C7	I157 E7	I226 C12	I259 C20	I302 C14	I337 F15	I376 E15	I525 B20	I558 E6	I591 B15	I627 C3
I123 E6	I158 E7	I227 C17	I260 B19	I303 C15	I338 F15	I377 E16	I526 E5	I559 E6	I592 B11	I628 A4
I124 B8	I161 D17	I228 B18	I261 D14	I305 C19	I339 F17	I378 E16	I527 B3	I560 E6	I593 A17	I629 D1
I125 B8	I162 B12	I229 B19	I262 D13	I306 E14	I340 E16	I379 E14	I528 E18	I561 F12	I594 A9	I630 D1
I126 C9	I163 D3	I230 C13	I263 C17	I307 B14	I343 C14	I380 E14	I529 E19	I562 F12	I595 A10	I631 A1
I127 C10	I164 D2	I231 D13	I264 C16	I308 C13	I344 E18	I381 D17	I530 D5	I563 F12	I596 B20	I640 A2
I128 E8	I165 C9	I232 C12	I265 C18	I310 E12	I345 B14	I382 E17	I531 A16	I564 F8	I597 C19	I641 D1
I129 B11	I200 B13	I233 C16	I266 C19	I311 D12	I346 D18	I383 D17	I532 A15	I565 F7	I598 B16	I643 C1
I130 E5	I201 C13	I234 C17	I267 C17	I312 E13	I347 E15	I384 E15	I533 C4	I566 F8	I599 F18	I700 B15
I132 C8	I202 B14	I235 C17	I268 B13	I313 E12	I349 C13	I385 E15	I534 A14	I567 D9	I600 A2	I701 B15
I133 C8	I203 A12	I236 C16	I269 C11	I314 B5	I352 E16	I386 F5	I535 C15	I568 E8	I601 A2	



CL_16532136_001.eps
141101

PART 1

A

2

3

B

C

D

E

F

A



B

C

D

E

F

**PART 2**



PHILIPS

DVD962SA / SACD900
DVD / SUPER AUDIO CD PLAYER



CL 16532136_000.eps
051101


CLASS 1
LASER PRODUCT




SUPER AUDIO CD



Wiring Diagram





*ONLY FOR MODELS WITH P-SCAN





ASD1.1 MONO BOARD

[1115]







A2 AV_DAC


2209 A/ 3240 H10
 2201 A5 3241 F11
 2202 A2 3242 F11
 2203 A3 3245 G9
 2204 A3 3244 G10
 2205 A2 3246 G11
 2207 D2 3247 H10
 2208 E2 3248 H11
 2209 B1 3251 H11
 2210 C7 3252 H10
 2211 B6 3253 H10
 2212 B6 3254 H10
 2213 C6 3255 H10
 2214 C6 3256 H10
 2215 D5 3257 H10
 2216 D5 3258 H10
 2217 E5 3259 H10
 2218 F1 3260 H10
 2219 F1 3261 H10
 2220 B12 3262 H10
 2221 B10 3263 H10
 2222 B11 3264 H10
 2223 B12 3265 H10
 2224 B12 3266 H10
 2225 G5 3267 H10
 2226 H5 3268 H10
 2227 H5 3269 H10
 2228 H5 3270 H10
 2229 H4 3271 H10
 2230 H4 3272 H10
 2231 C13 3273 E1
 2232 C11 3274 F2
 2233 C10 3275 B10
 2234 D12 3276 C10
 2235 D12 3277 C10
 2236 D12 3278 D12
 2237 H12 3279 H12
 2238 D10 3280 H12
 2239 D10 3281 F12
 2240 D12 3282 E12
 2241 E12 3283 F10
 2242 E12 3285 G10
 2243 E10 3286 H10
 2244 F13 3287 B5
 2245 E10 3288 B5
 2246 F10 3289 B5
 2247 F9 3290 B5
 2248 F11 3291 C2
 2249 G10 3292 C2
 2250 F12 3293 C2
 2251 E13 3294 C2
 2252 F10 3295 E12
 2253 G12 3296 F12
 2254 G9 3297 F12
 2255 E11 3298 F12
 2256 H11 3299 G12
 2257 H12 3300 G12
 2258 H12 3301 G5
 2259 H10 3302 A4
 2260 B4 3303 B7
 2261 H10 3304 B8
 2262 I9 3305 B2
 2263 H10 3306 B2
 2264 H11 3307 A4
 2265 H12 3308 B2
 2266 H12 3309 A4
 2267 H10 3310 B3
 2268 H11 3311 B11
 2269 A7 3312 B10
 2270 B12 3313 B9
 2271 A5 3314 B11
 2272 B11 3315 C5
 2273 H2 3316 D1
 2274 D3 3317 C10
 2275 H3 3318 C10
 2276 H3 3319 C12
 2277 H3 3320 C12
 2278 H3 3321 C9
 2279 H3 3322 C11
 2280 H3 3323 C10
 2281 H3 3324 C10
 2282 H3 3325 C11
 2283 H3 3326 C11
 2284 H3 3327 C11
 2285 H3 3328 C11
 2286 H3 3329 C11
 2287 H10 3330 C11
 2288 H11 3331 C11
 2289 A7 3332 C11
 2290 B12 3333 C11
 2291 A7 3334 C11
 2292 B12 3335 C11
 2293 B12 3336 C11
 2294 B12 3337 C11
 2295 B12 3338 C11
 2296 B12 3339 C11
 2297 B12 3340 C11
 2298 B12 3341 C11
 2299 B12 3342 C11
 2300 B12 3343 C11
 2301 A6 3344 C11
 2302 B7 3345 C11
 2303 B6 3346 C11
 2304 B6 3347 C11
 2305 B2 3348 C11
 2307 A4 3349 C11
 2308 B2 3350 C11
 2309 A4 3351 C11
 2310 B3 3352 C11
 2311 B3 3353 C11
 2312 B3 3354 C11
 2313 C10 3355 C11
 2314 C11 3356 C11
 2315 C10 3357 C11
 2316 C10 3358 C11
 2317 E5 3359 C11
 2318 F1 3360 C11
 2319 F1 3361 C11
 2320 B12 3362 C11
 2321 B10 3363 C11
 2322 B11 3364 C11
 2323 B12 3365 C11
 2324 B12 3366 C11
 2325 H10 3367 C11
 2326 H10 3368 C11
 2327 H10 3369 C11
 2328 H10 3370 C11
 2329 H10 3371 C11
 2330 H10 3372 C11
 2331 C10 3373 C11
 2332 C11 3374 C11
 2333 C10 3375 C11
 2334 C11 3376 C11
 2335 C10 3377 C11
 2336 C10 3378 C11
 2337 C10 3379 C11
 2338 C10 3380 C11
 2339 C10 3381 C11
 2340 C10 3382 C11
 2341 F11 3383 C11
 2342 F11 3384 C11
 2343 G10 3385 C11
 2344 H10 3386 C11
 2345 G11 3387 C11
 2346 H10 3388 C11
 2347 H10 3389 C11
 2348 H10 3390 C11
 2349 H10 3391 C11
 2350 H10 3392 C11
 2351 H10 3393 C11
 2352 H10 3394 C11
 2353 H10 3395 C11
 2354 H10 3396 C11
 2355 H10 3397 C11
 2356 H10 3398 C11
 2357 H10 3399 C11
 2358 H10 3400 C11
 2359 H10 3401 C11
 2360 H10 3402 C11
 2361 D2 3403 C11
 2362 H10 3404 C11
 2363 H10 3405 C11
 2364 H10 3406 C11
 2365 H10 3407 C11
 2366 H10 3408 C11
 2367 H10 3409 C11
 2368 H10 3410 C11
 2369 H10 3411 C11
 2370 H10 3412 C11
 2371 H10 3413 C11
 2372 H10 3414 C11
 2373 E1 3415 C11
 2374 F2 3416 C11
 2375 B10 3417 C11
 2376 C10 3418 C11
 2377 C10 3419 C11
 2378 D12 3420 C11
 2379 H12 3421 C11
 2380 H12 3422 C11
 2381 H12 3423 C11
 2382 H12 3424 C11
 2383 H12 3425 C11
 2384 H12 3426 C11
 2385 H12 3427 C11
 2386 H12 3428 C11
 2387 H12 3429 C11
 2388 H12 3430 C11
 2389 H12 3431 C11
 2390 H12 3432 C11
 2391 A7 3433 C11
 2392 C2 3434 C11
 2393 C2 3435 C11
 2394 C2 3436 C11
 2395 C2 3437 C11
 2396 C2 3438 C11
 2397 C2 3439 C11
 2398 C2 3440 C11
 2399 C2 3441 C11
 2400 C2 3442 C11
 2401 C2 3443 C11
 2402 C2 3444 C11
 2403 C2 3445 C11
 2404 C2 3446 C11
 2405 C2 3447 C11
 2406 C2 3448 C11
 2407 C2 3449 C11
 2408 C2 3450 C11
 2409 C2 3451 C11
 2410 C2 3452 C11
 2411 C2 3453 C11
 2412 C2 3454 C11
 2413 C2 3455 C11
 2414 C2 3456 C11
 2415 C2 3457 C11
 2416 C2 3458 C11
 2417 C2 3459 C11
 2418 C2 3460 C11
 2419 C2 3461 C11
 2420 C2 3462 C11
 2421 C2 3463 C11
 2422 C2 3464 C11
 2423 C2 3465 C11
 2424 C2 3466 C11
 2425 C2 3467 C11
 2426 C2 3468 C11
 2427 C2 3469 C11
 2428 C2 3470 C11
 2429 C2 3471 C11
 2430 C2 3472 C11
 2431 C2 3473 C11
 2432 C2 3474 C11
 2433 C2 3475 C11
 2434 C2 3476 C11
 2435 C2 3477 C11
 2436 C2 3478 C11
 2437 C2 3479 C11
 2438 C2 3480 C11
 2439 C2 3481 C11
 2440 C2 3482 C11
 2441 C2 3483 C11
 2442 C2 3484 C11
 2443 C2 3485 C11
 2444 C2 3486 C11
 2445 C2 3487 C11
 2446 C2 3488 C11
 2447 C2 3489 C11
 2448 C2 3490 C11
 2449 C2 3491 C11
 2450 C2 3492 C11
 2451 C2 3493 C11
 2452 C2 3494 C11
 2453 C2 3495 C11
 2454 C2 3496 C11
 2455 C2 3497 C11
 2456 C2 3498 C11
 2457 C2 3499 C11
 2458 C2 3500 C11
 2459 C2 3501 C11
 2460 C2 3502 C11
 2461 C2 3503 C11
 2462 C2 3504 C11
 2463 C2 3505 C11
 2464 C2 3506 C11
 2465 C2 3507 C11
 2466 C2 3508 C11
 2467 C2 3509 C11
 2468 C2 3510 C11
 2469 C2 3511 C11
 2470 C2 3512 C11
 2471 C2 3513 C11
 2472 C2 3514 C11
 2473 C2 3515 C11
 2474 C2 3516 C11
 2475 C2 3517 C11
 2476 C2 3518 C11
 2477 C2 3519 C11
 2478 C2 3520 C11
 2479 C2 3521 C11
 2480 C2 3522 C11
 2481 C2 3523 C11
 2482 C2 3524 C11
 2483 C2 3525 C11
 2484 C2 3526 C11
 2485 C2 3527 C11
 2486 C2 3528 C11
 2487 C2 3529 C11
 2488 C2 3530 C11
 2489 C2 3531 C11
 2490 C2 3532 C11
 2491 C2 3533 C11
 2492 C2 3534 C11
 2493 C2 3535 C11
 2494 C2 3536 C11
 2495 C2 3537 C11
 2496 C2 3538 C11
 2497 C2 3539 C11
 2498 C2 3540 C11
 2499 C2 3541 C11
 2500 C2 3542 C11
 2501 C2 3543 C11
 2502 C2 3544 C11
 2503 C2 3545 C11
 2504 C2 3546 C11
 2505 C2 3547 C11
 2506 C2 3548 C11
 2507 C2 3549 C11
 2508 C2 3550 C11
 2509 C2 3551 C11
 2510 C2 3552 C11
 2511 C2 3553 C11
 2512 C2 3554 C11
 2513 C2 3555 C11
 2514 C2 3556 C11
 2515 C2 3557 C11
 2516 C2 3558 C11
 2517 C2 3559 C11
 2518 C2 3560 C11
 2519 C2 3561 C11
 2520 C2 3562 C11
 2521 C2 3563 C11
 2522 C2 3564 C11
 2523 C2 3565 C11
 2524 C2 3566 C11
 2525 C2 3567 C11
 2526 C2 3568 C11
 2527 C2 3569 C11
 2528 C2 3570 C11
 2529 C2 3571 C11
 2530 C2 3572 C11
 2531 C2 3573 C11
 2532 C2 3574 C11
 2533 C2 3575 C11
 2534 C2 3576 C11
 2535 C2 3577 C11
 2536 C2 3578 C11
 2537 C2 3579 C11
 2538 C2 3580 C11
 2539 C2 3581 C11
 2540 C2 3582 C11
 2541 C2 3583 C11
 2542 C2 3584 C11
 2543 C2 3585 C11
 2544 C2 3586 C11
 2545 C2 3587 C11
 2546 C2 3588 C11
 2547 C2 3589 C11
 2548 C2 3590 C11
 2549 C2 3591 C11
 2550 C2 3592 C11
 2551 C2 3593 C11
 2552 C2 3594 C11
 2553 C2 3595 C11
 2554 C2 3596 C11
 2555 C2 3597 C11
 2556 C2 3598 C11
 2557 C2 3599 C11
 2558 C2 3600 C11
 2559 C2 3601 C11
 2560 C2 3602 C11
 2561 C2 3603 C11
 2562 C2 3604 C11
 2563 C2 3605 C11
 2564 C2 3606 C11
 2565 C2 3607 C11
 2566 C2 3608 C11
 2567 C2 3609 C11
 2568 C2 3610 C11
 2569 C2 3611 C11
 2570 C2 3612 C11
 2571 C2 3613 C11
 2572 C2 3614 C11
 2573 C2 3615 C11
 2574 C2 3616 C11
 2575 C2 3617 C11
 2576 C2 3618 C11
 2577 C2 3619 C11
 2578 C2 3620 C11
 2579 C2 3621 C11
 2580 C2 3622 C11
 2581 C2 3623 C11
 2582 C2 3624 C11
 2583 C2 3625 C11
 2584 C2 3626 C11
 2585 C2 3627 C11
 2586 C2 3628 C11
 2587 C2 3629 C11
 2588 C2 3630 C11
 2589 C2 3631 C11
 2590 C2 3632 C11
 2591 C2 3633 C11
 2592 C2 3634 C11
 2593 C2 3635 C11
 2594 C2 3636 C11
 2595 C2 3637 C11
 2596 C2 3638 C11
 2597 C2 3639 C11
 2598 C2 3640 C11
 2599 C2 3641 C11
 2600 C2 3642 C11
 2601 C2 3643 C11
 2602 C2 3644 C11
 2603 C2 3645 C11
 2604 C2 3646 C11
 2605 C2 3647 C11
 2606 C2 3648 C11
 2607 C2 3649 C11
 2608 C2 3650 C11
 2609 C2 3651 C11
 2610 C2 3652 C11
 2611 C2 3653 C11
 2612 C2 3654 C11
 2613 C2 3655 C11
 2614 C2 3656 C11
 2615 C2 3657 C11
 2616 C2 3658 C11
 2617 C2 3659 C11
 2618 C2 3660 C11
 2619 C2 3661 C11
 2620 C2 3662 C11
 2621 C2 3663 C11
 2622 C2 3664 C11
 2623 C2 3665 C11
 2624 C2 3666 C11
 2625 C2 3667 C11
 2626 C2 3668 C11
 2627 C2 3669 C11
 2628 C2 3670 C11
 2629 C2 3671 C11
 2630 C2 3672 C11
 2631 C2 3673 C11
 2632 C2 3674 C11
 2633 C2 3675 C11
 2634 C2 3676 C11
 2635 C2 3677 C11
 2636 C2 3678 C11
 2637 C2 3679 C11
 2638 C2 3680 C11
 2639 C2 3681 C11
 2640 C2 3682 C11
 2641 C2 3683 C11
 2642 C2 3684 C11
 2643 C2 3685 C11
 2644 C2 3686 C11
 2645 C2 3687 C11
 2646 C2 3688 C11
 2647 C2 3689 C11
 2648 C2 3690 C11
 2649 C2 3691 C11
 2650 C2 3692 C11
 2651 C2 3693 C11
 2652 C2 3694 C11
 2653 C2 3695 C11
 2654 C2 3696 C11
 2655 C2 3697 C11
 2656 C2 3698 C11
 2657 C2 3699 C11
 2658 C2 3700 C11
 2659 C2 3701 C11
 2660 C2 3702 C11
 2661 C2 3703 C11
 2662 C2 3704 C11
 2663 C2 3705 C11
 2664 C2 3706 C11
 2665 C2 3707 C11
 2666 C2 3708 C11
 2667 C2 3709 C11
 2668 C2 3710 C11
 2669 C2 3711 C11
 2670 C2 3712 C11
 2671 C2 3713 C11
 2672 C2 3714 C11
 2673 C2 3715 C11
 2674 C2 3716 C11
 2675 C2 3717 C11
 2676 C2 3718 C11
 2677 C2 3719 C11
 2678 C2 3720 C11
 2679 C2 3721 C11
 2680 C2 3722 C11
 2681 C2 3723 C11
 2682 C2 3724 C11
 2683 C2 3725 C11
 2684 C2 3726 C11
 2685 C2 3727 C11
 2686 C2 3728 C11
 2687 C2 3729 C11
 2688 C2 3730 C11
 2689 C2 3731 C11
 2690 C2 3732 C11
 2691 C2 3733 C11
 2692 C2 3734 C11
 2693 C2 3735 C11
 2694 C2 3736 C11
 2695 C2 3737 C11
 2696 C2 3738 C11
 2697 C2 3739 C11
 2698 C2 3740 C11
 2699 C2 3741 C11
 2700 C2 3742 C11
 2701 C2 3743 C11
 2702 C2 3744 C11
 2703 C2 3745 C11
 2704 C2 3746 C11
 2705 C2 3747 C11
 2706 C2 3748 C11
 2707 C2 3749 C11
 2708 C2 3750 C11
 2709 C2 3751 C11
 2710 C2 3752 C11
 2711 C2 3753 C11
 2712 C2 3754 C11
 2713 C2 3755 C11
 2714 C2 3756 C11
 2715 C2 3757 C11
 2716 C2 3758 C11
 2717 C2 3759 C11
 2718 C2 3760 C11
 2719 C2 3761 C11
 2720 C2 3762 C11
 2721 C2 3763 C11
 2722 C2 3764 C11
 2723 C2 3765 C11
 2724 C2 3766 C11
 2725 C2 3767 C11
 2726 C2 3768 C11
 2727 C2 3769 C11
 2728 C2 3770 C11
 2729 C2 3771 C11
 2730 C2 3772 C11
 2731 C2 3773 C11
 2732 C2 3774 C11
 2733 C2 3775 C11
 2734 C2 3776 C11
 2735 C2 3777 C11
 2736 C2 3778 C11
 2737 C2 3779 C11
 2738 C2 3780 C11
 2739 C2 3781 C11
 2740 C2 3782 C11
 2741 C2 3783 C11
 2742 C2 3784 C11
 2743 C2 3785 C11
 2744 C2 3786 C11
 2745 C2 3787 C11
 2746 C2 3788 C11
 2747 C2 3789 C11
 2748 C2 3790 C11
 2749 C2 3791 C11
 2750 C2 3792 C11
 2751 C2 3793 C11
 2752 C2 3794 C11
 2753 C2 3795 C11
 2754 C2 3796 C11
 2755 C2 3797 C11
 2756 C2 3798 C11
 2757 C2 3799 C11
 2758 C2 3800 C11
 2759 C2 3801 C11
 2760 C2 3802 C11
 2761 C2 3803 C11
 2762 C2 3804 C11
 2763 C2 3805 C11
 2764 C2 3806 C11
 2765 C2 3807 C11
 2766 C2 3

A 3 AV_AUDIO 1

V_D DC Vtg measured in STOP-MODE


BARE BOARD 3139 243 30412 01

CL 16532136_005.eps
061101



A 4 AV_AUDIO 2

DVD962SA (2020) - AV SCHEMATIC DIAGRAM 4:





A5 AV_VIDEO & SCART


RESERVED FOR DOUBLE SCART

SCART

DC Vtg measured in STOP-MODE

OPTION






1411 F12
 1600 H3
 2600 C11
 2601 C11
 2602 C11
 2603 D11
 2604 D11
 2605 D12
 2606 B12
 2607 B12
 2608 D13
 2609 E11
 2610 E12
 2611 E12
 2612 B11
 2613 E4
 2614 E4
 2615 F4
 2616 E4
 2617 E4
 2618 F4
 2619 E4
 2620 E4
 2621 E4
 2622 E4
 2623 E4
 2624 E4
 2625 E4
 2626 E4
 2627 E4
 2628 D4
 2629 D4
 2630 E4
 2631 D4
 2632 E4
 2633 H4
 2635 H3
 2637 I12
 2638 C12
 2639 C12
 2640 C12
 2641 C12
 2642 C13
 2643 C13
 2644 D12
 2645 D12
 2646 D13
 2647 D13
 2648 E13
 2649 E13
 2650 E13
 3600 H4
 3601 C5
 3602 H5
 3603 G5
 3610 F2
 3611 G2
 3614 F3
 3618 G3
 3619 D2
 3620 E2
 3621 E2
 3622 F2
 3623 H1
 3624 G9
 3627 R9
 3629 G9
 4600 B9
 4601 B12
 4602 F12
 4603 F12
 4604 G12
 4605 G12
 4606 G12
 4607 G12
 4608 H12
 4609 H12
 4610 H12
 4611 H12
 4612 I12
 4613 I12
 4614 G5
 4616 A13
 4617 A13
 5600 H11
 5601 B11
 5602 B11
 5604 A11
 7600 D4
 7601 A13


TO/FROM

D DISPLAY PANEL



P 1 P-scan LineDoubler

DUDSON - E-DOCS SCHEMATIC PROGRAM LINE DOUBLER




BARE PCB 3139 243 30391

* RESERVED

V DC vtq measured in STOP-MODE

DVD962SA(2020) - P-SCAN SCHEMATIC DIAGRAM 2: HIGH QUALITY YUV




j

* RESERVED

$\frac{V}{DC}$ voltage measured in STOP-MODE

1 2 3 4 5 6 7 8

P3 P_scan_Encoder



2202 E7
2205 E7
2232 A6
2240 A5
2241 A6
2242 A6
2255 F1
2256 F1
2257 F1
2258 F1
2259 F1
2260 F2
2261 F2
3206 B3
3210 A5
3211 E7
3212 E8
3216 A5
3217 A5
4200 B5
7202 B3

A

B

C

D

E

F

Board

Standby Board

1 | 2 | 3 | 4 | 5

1200 C1
1201 C3
1205 C5
3200 A3
6200 B3


A



B

GREEN SYMBOL
CQW10


TO DISPLAY
BOARD



C

1200
C12

D



E

ACTIVITY TABLE FOR STANDBY BOARD

Model using Mech Sw	Mode using Tact Sw
*	*
*	*



BOARD 3139 243 30421 01

CL 16532136_014.eps
141101

1 | 2 | 3 | 4 | 5

DVD962SA(2020) - MONO SCHEMATIC DIAGRAM 1i DVD ALARM


DVD ALAS



1

1100-1 A1	3162 F4	F13
1100-2 A1	3163 G2	F14
1100-3 A1	3164 F3	F14
1100-4 A1	3165 H10	F14
1100-5 A1	3166 H11	F14
1100-6 G1	3167 G4	F14
1100-7 A9	3168 H10	F14
1100-8 B7	3169 G3	F14
1100-9 A10	3170 G4	F14
1102-1 A2	3171 G3	F14
1103-3 A6	3172 G2	F14
1104-1 A6	3173 F12	F14
1105-7 A5	3174 G12	F15
1106-8 E5	3175 H12	F15
1107-9 B7	3176 H9	F16
1108-6 E6	3177 H8	F16
1109-4 B9	3178 I5	F15
1110-9 C3	3179 E11	F15
1111-1 B12	3180 I2	F15
1112-4 C4	3181 I6	F15
1113-8 D3	3182 F10	F15
1114-7 D7	3183 F10	F15
1115-6 E4	3184 F10	F15
1116-5 E6	3185 I5	F16
1117-6 E7	3186 I7	F16
1118-9 G9	3187 I2	F16
1119-1 G10	3188 A8	F16
1120-1 D1	3189 A4	F16
1121-2 D2	3190 A4	F16
1122-4 F2	3191 B9	F16
1123-5 F3	3192 A11	F16
1124-4 F7	3193 C13	F16
1125-4 G2	3194 H8	F17
1126-5 G4	3195 I8	F17
1127-1 H10	3196 B9	F17
1128-6 G8	3197 C9	F17
1129-9 G8	3198 D10	F17
1130-3 H8	3199 E9	F17
1131-2 H5	3200 F12	F17
1132-4 I2	3201 G11	F17
1133-2 F11	3202 H10	F17
1134-4 H4	3203 F11	F17
1135-4 H5	3204 H10	F17
1136-5 H5	3205 I1	F18
1137-1 G12	3206 C4	F18
1138-9 B7	3207 A10	F18
1139-8 B8	3208 A10	F18
1140-2 H2	3209 A11	F18
1141-2 I2	3210 A11	F18
1142-4 F11	3211 A6	F18
1143-2 B3	3212 E7	F18
1144-2 B2	3213 F8	F18
1145-2 B5	3214 G9	F18
1146-1 F1	3215 A10	F19
1147-1 G1	3216 C9	F19
1148-1 H2	3217 E10	F19
1149-1 H3	3218 F10	F19
1150-2 A5	3219 G11	F19
1151-2 A5	3220 H10	F19
1152-3 A4	3221 E10	F19
1153-4 A3	3222 F10	F19
1154-3 A4	3223 G11	F19
1155-4 A3	3224 H10	F19
1156-3 B5	3225 E11	F19
1157-3 B5	3226 F11	F19
1158-2 C4	3227 G12	F19
1159-1 A5	3228 H12	F19
1160-1 A5	3229 E13	F19
1161-1 A6	3230 F13	F19
1162-1 A6	3231 G14	F19
1163-1 A6	3232 H14	F19
1164-1 A6	3233 E15	F19
1165-1 B5	3234 F15	F19
1166-1 B5	3235 G15	F19
1167-1 C4	3236 H15	F19
1168-1 D5	3237 E16	F19
1169-1 D5	3238 F16	F19
1170-1 E6	3239 G16	F19
1171-1 E6	3240 H16	F19
1172-1 C5	3241 E17	F19
1173-1 B5	3242 F17	F19
1174-1 B5	3243 G17	F19
1175-1 C4	3244 H17	F19
1176-1 D5	3245 E18	F19
1177-1 D5	3246 F18	F19
1178-1 E6	3247 G18	F19
1179-1 B5	3248 H18	F19
1180-1 C4	3249 E19	F19
1181-2 F12	3250 F19	F19
1182-1 B12	3251 G19	F19
1183-1 B12	3252 H19	F19
1184-1 B12	3253 E20	F19
1185-1 B12	3254 F20	F19
1186-1 C13	3255 G20	F19
1187-1 C13	3256 H20	F19
1188-1 D12	3257 E21	F19
1189-1 D12	3258 F21	F19
1190-1 D13	3259 G21	F19
1191-1 D13	3260 H21	F19
1192-1 E14	3261 E22	F19
1193-1 E14	3262 F22	F19
1194-1 E14	3263 G22	F19
1195-1 E14	3264 H22	F19
1196-1 F15	3265 E23	F19
1197-1 F15	3266 F23	F19
1198-1 G16	3267 G23	F19
1199-1 G16	3268 H23	F19
1200-1 H17	3269 E24	F19
1201-1 H17	3270 F24	F19
1202-1 I18	3271 G24	F19
1203-1 I18	3272 H24	F19
1204-1 J19	3273 E25	F19
1205-1 J19	3274 F25	F19
1206-1 K20	3275 G25	F19
1207-1 K20	3276 H25	F19
1208-1 L21	3277 E26	F19
1209-1 L21	3278 F26	F19
1210-1 M22	3279 G26	F19
1211-1 M22	3280 H26	F19
1212-1 N23	3281 E27	F19
1213-1 N23	3282 F27	F19
1214-1 O24	3283 G27	F19
1215-1 O24	3284 H27	F19
1216-1 P25	3285 E28	F19
1217-1 P25	3286 F28	F19
1218-1 Q26	3287 G28	F19
1219-1 Q26	3288 H28	F19
1220-1 R27	3289 E29	F19
1221-1 R27	3290 F29	F19
1222-1 S28	3291 G29	F19
1223-1 S28	3292 H29	F19
1224-1 T29	3293 E30	F19
1225-1 T29	3294 F30	F19
1226-1 U30	3295 G30	F19
1227-1 U30	3296 H30	F19
1228-1 V31	3297 E31	F19
1229-1 V31	3298 F31	F19
1230-1 W32	3299 G31	F19
1231-1 W32	3300 H31	F19
1232-1 X33	3301 E32	F19
1233-1 X33	3302 F32	F19
1234-1 Y34	3303 G32	F19
1235-1 Y34	3304 H32	F19
1236-1 Z35	3305 E33	F19
1237-1 Z35	3306 F33	F19
1238-1 G10	3307 A8	F14
1239-1 E9	3308 B9	F14
1240-1 E9	3309 C10	F14
1241-1 E9	3310 D11	F14
1242-1 E9	3311 E12	F14
1243-1 E9	3312 F12	F14
1244-1 E9	3313 G12	F14
1245-1 E9	3314 H12	F14
1246-1 E9	3315 I1	F14
1247-1 E9	3316 J1	F14
1248-1 E9	3317 K1	F14
1249-1 E9	3318 L1	F14
1250-1 E9	3319 M1	F14
1251-1 E9	3320 N1	F14
1252-1 E9	3321 O1	F14
1253-1 E9	3322 P1	F14
1254-1 E9	3323 Q1	F14
1255-1 E9	3324 R1	F14
1256-1 E9	3325 S1	F14
1257-1 E9	3326 T1	F14
1258-1 E9	3327 U1	F14
1259-1 E9	3328 V1	F14
1260-1 E9	3329 W1	F14
1261-1 E9	3330 X1	F14
1262-1 E9	3331 Y1	F14
1263-1 E9	3332 Z1	F14
1264-1 F10	3333 A2	F15
1265-1 F10	3334 B2	F15
1266-1 F10	3335 C2	F15
1267-1 F10	3336 D2	F15
1268-1 F10	3337 E2	F15
1269-1 F10	3338 F2	F15
1270-1 F10	3339 G2	F15
1271-1 F10	3340 H2	F15
1272-1 F10	3341 I2	F15
1273-1 F10	3342 J2	F15
1274-1 F10	3343 K2	F15
1275-1 F10	3344 L2	F15
1276-1 F10	3345 M2	F15
1277-1 F10	3346 N2	F15
1278-1 F10	3347 O2	F15
1279-1 F10	3348 P2	F15
1280-1 F10	3349 Q2	F15
1281-1 F10	3350 R2	F15
1282-1 F10	3351 S2	F15
1283-1 F10	3352 T2	F15
1284-1 F10	3353 U2	F15
1285-1 F10	3354 V2	F15
1286-1 F10	3355 W2	F15
1287-1 F10	3356 X2	F15
1288-1 F10	3357 Y2	F15
1289-1 F10	3358 Z2	F15
1290-1 G11	3359 A3	F15
1291-1 G11	3360 B3	F15
1292-1 G11	3361 C3	F15
1293-1 G11	3362 D3	F15
1294-1 G11	3363 E3	F15
1295-1 G11	3364 F3	F15
1296-1 G11	3365 G3	F15
1297-1 G11	3366 H3	F15
1298-1 G11	3367 I3	F15
1299-1 G11	3368 J3	F15
1300-1 G11	3369 K3	F15
1301-1 G11	3370 L3	F15
1302-1 G11	3371 M3	F15
1303-1 G11	3372 N3	F15
1304-1 G11	3373 O3	F15
1305-1 G11	3374 P3	F15
1306-1 G11	3375 Q3	F15
1307-1 G11	3376 R3	F15
1308-1 G11	3377 S3	F15
1309-1 G11	3378 T3	F15
1310-1 G11	3379 U3	F15
1311-1 G11	3380 V3	F15
1312-1 G11	3381 W3	F15
1313-1 G11	3382 X3	F15
1314-1 G11	3383 Y3	F15
1315-1 G11	3384 Z3	F15
1316-1 H12	3385 A4	F14
1317-1 H12	3386 B4	F14
1318-1 H12	3387 C4	F14
1319-1 H12	3388 D4	F14
1320-1 H12	3389 E4	F14
1321-1 H12	3390 F4	F14
1322-1 H12	3391 G4	F14
1323-1 H12	3392 H4	F14
1324-1 H12	3393 I4	F14
1325-1 H12	3394 J4	F14
1326-1 H12	3395 K4	F14
1327-1 H12	3396 L4	F14
1328-1 H12	3397 M4	F14
1329-1 H12	3398 N4	F14
1330-1 H12	3399 O4	F14
1331-1 H12	3400 P4	F14
1332-1 H12	3401 Q4	F14
1333-1 H12	3402 R4	F14
1334-1 H12	3403 S4	F14
1335-1 H12	3404 T4	F14
1336-1 H12	3405 U4	F14
1337-1 H12	3406 V4	F14
1338-1 H12	3407 W4	F14
1339-1 H12	3408 X4	F14
1340-1 H12	3409 Y4	F14
1341-1 H12	3410 Z4	F14
1342-1 I13	3411 A5	F14
1343-1 I13	3412 B5	F14
1344-1 I13	3413 C5	F14
1345-1 I13	3414 D5	F14
1346-1 I13	3415 E5	F14
1347-1 I13	3416 F5	F14
1348-1 I13	3417 G5	F14
1349-1 I13	3418 H5	F14
1350-1 I13	3419 I5	F14
1351-1 I13	3420 J5	F14
1352-1 I13	3421 K5	F14
1353-1 I13	3422 L5	F14
1354-1 I13	3423 M5	F14
1355-1 I13	3424 N5	F14
1356-1 I13	3425 O5	F14
1357-1 I13	3426 P5	F14
1358-1 I13	3427 Q5	F14
1359-1 I13	3428 R5	F14
1360-1 I13	3429 S5	F14
1361-1 I13	3430 T5	F14
1362-1 I13	3431 U5	F14
1363-1 I13	3432 V5	F14
1364-1 I13	3433 W5	F14
1365-1 I13	3434 X5	F14
1366-1 I13	3435 Y5	F14
1367-1 I13	3436 Z5	F14
1368-1 J14	3437 A6	F14
1369-1 J14	3438 B6	F14
1370-1 J14	3439 C6	F14
1371-1 J14	3440 D6	F14
1372-1 J14	3441 E6	F14
1373-1 J14	3442 F6	F14
1374-1 J14	3443 G6	F14
1375-1 J14	3444 H6	F14
1376-1 J14	3445 I6	F14
1377-1 J14	3446 E6	F14
1378-1 J14	3447 E6	F14
1379-1 J14	3448 E6	F14
1380-1 J14	3449 E6	F14
1381-1 J14	3450 F6	F14
1382-1 J14	3451 G6	F14
1383-1 J14	3452 H6	F14
1384-1 J14	3453 I6	F14
1385-1 J14	3454 F6	F14
1386-1 J14	3455 G6	F14
1387-1 J14	3456 H6	F14
1388-1 J14	3457 I6	F14
1389-1 J14	3458 F6	F14
1390-1 J14	3459 G6	F14
1391-1 J14	3460 H6	F14
1392-1 J14	3461 I6	F14
1393-1 J14	3462 F6	F14
1394-1 J14	3463 G6	F14
1395-1 J14	3464 H6	F14
1396-1 J14	3465 I6	F14
1397-1 J14	3466 F6	F14
1398-1 J14	3467 G6	F14
1399-1 J14	3468 H6	F14
1400-1 J14	3469 I6	F14
1401-1 K15	3470 A7	F14
1402-1 K15	3471 B7	F14
1403-1 K15	3472 C7	F14
1404-1 K15	3473 D7	F14
1405-1 K15	3474 E7	F14
1406-1 K15	3475 F7	F14
1407-1 K15	3476 G7	F14
1408-1 K15	3477 H7	F14
1409-1 K15	3478 I7	F14
1410-1 K15	3479 F7	F14
1411-1 K15	3480 G7	F14
1412-1 K15	3481 H7	F14
1413-1 K15	3482 I7	F14
1414-1 K15	3483 F7	F14
1415-1 K15	3484 G7	F14
1416-1 K15	3485 H7	F14
1417-1 K15	3486 I7	F14
1418-1 K15	3487 F7	F14
1419-1 K15	3488 G7	F14
1420-1 K15	3489 H7	F14
1421-1 K15	3490 I7	F14
1422-1 K15	3491 F7	F14
1423-1 K15	3492 G7	F14
1424-1 K15	3493 H7	F14
1425-1 K15	3494 I7	F14
1426-1 K15	3495 F7	F14
1427-1 K15	3496 G7	F14
1428-1 K15	3497 H7	F14
1429-1 K15	3498 I7</td	

MACE CONTROLLER




1201	H13	F222	C11
1205	A4	F223	C11
2200	A7	F224	C2
2201	A8	F225	C11
2202	A9	F226	C1
2203	A10	F227	C2
2205	B2	F228	C11
2206	B3	F229	D11
2207	B4	F230	D1
2208	B5	F231	D11
2209	D13	F232	D11
2210	D14	F233	D2
2212	H3	F234	D2
2213	H4	F235	D2
2214	H5	F236	D13
2215	H6	F237	D13
2216	H7	F238	F10
2217	H8	F239	F13
2218	H9	F240	F13
2219	H10	F241	F10
2220	B2	F242	F15
2221	B3	F243	F15
2222	B4	F244	F15
2223	B5	F245	F10
2224	B6	F246	F10
2225	B7	F247	F10
2226	B8	F248	F10
2227	B9	F249	F10
2228	B10	F250	E10
2229	B11	F251	E10
2230	B12	F252	E10
2231	B13	F253	E10
2232	B14	F254	F10
2233	B15	F255	F10
2234	B16	F256	H3
2235	B17	F257	H3
2236	B18	F258	H4
2237	B19	F259	H4
2238	B20	F260	H4
2239	B21	F261	H4
2240	B22	F262	H4
2241	B23	F263	H4
2242	B24	F264	H4
2243	B25	F265	H4
2244	B26	F266	H4
2245	B27	F267	H4
2246	B28	F268	H4
2247	B29	F269	H4
2248	B30	F270	H4
2249	B31	F271	H4
2250	B32	F272	H4
2251	B33	F273	H4
2252	B34	F274	H4
2253	B35	F275	H5
2254	B36	F276	H5
2255	B37	F277	H5
2256	B38	F278	H5
2257	B39	F279	H5
2258	B40	F280	H5
2259	B41	F281	H5
2260	B42	F282	H5
2261	B43	F283	H5
2262	B44	F284	H5
2263	B45	F285	H5
2264	B46	F286	H5
2265	B47	F287	H5
2266	B48	F288	H5
2267	B49	F289	H5
2268	B50	F290	H5
2269	B51	F291	H5
2270	B52	F292	H5
2271	B53	F293	H5
2272	B54	F294	H5
2273	B55	F295	H5
2274	B56	F296	H5
2275	B57	F297	H5
2276	B58	F298	H5
2277	B59	F299	H5
2278	B60	F300	H5
2279	B61	F301	H5
2280	B62	F302	H5
2281	B63	F303	H5
2282	B64	F304	H5
2283	B65	F305	H5
2284	B66	F306	H5
2285	B67	F307	H5
2286	B68	F308	H5
2287	B69	F309	H5
2288	B70	F310	H5
2289	B71	F311	H5
2290	B72	F312	H5
2291	B73	F313	H5
2292	B74	F314	H5
2293	B75	F315	H5
2294	B76	F316	H5
2295	B77	F317	H5
2296	B78	F318	H5
2297	B79	F319	H5
2298	B80	F320	H5
2299	B81	F321	H5
2200	B82	F322	H5
2201	B83	F323	H5
2202	B84	F324	H5
2203	B85	F325	H5
2204	B86	F326	H5
2205	B87	F327	H5
2206	B88	F328	H5
2207	B89	F329	H5
2208	B90	F330	H5
2209	B91	F331	H5
2210	B92	F332	H5
2211	B93	F333	H5
2212	B94	F334	H5
2213	B95	F335	H5
2214	B96	F336	H5
2215	B97	F337	H5
2216	B98	F338	H5
2217	B99	F339	H5
2218	B100	F340	H5
2219	B101	F341	H5
2220	B102	F342	H5
2221	B103	F343	H5
2222	B104	F344	H5
2223	B105	F345	H5
2224	B106	F346	H5
2225	B107	F347	H5
2226	B108	F348	H5
2227	B109	F349	H5
2228	B110	F350	H5
2229	B111	F351	H5
2230	B112	F352	H5
2231	B113	F353	H5
2232	B114	F354	H5
2233	B115	F355	H5
2234	B116	F356	H5
2235	B117	F357	H5
2236	B118	F358	H5
2237	B119	F359	H5
2238	B120	F360	H5
2239	B121	F361	H5
2240	B122	F362	H5
2241	B123	F363	H5
2242	B124	F364	H5
2243	B125	F365	H5
2244	B126	F366	H5
2245	B127	F367	H5
2246	B128	F368	H5
2247	B129	F369	H5
2248	B130	F370	H5
2249	B131	F371	H5
2250	B132	F372	H5
2251	B133	F373	H5
2252	B134	F374	H5
2253	B135	F375	H5
2254	B136	F376	H5
2255	B137	F377	H5
2256	B138	F378	H5
2257	B139	F379	H5
2258	B140	F380	H5
2259	B141	F381	H5
2260	B142	F382	H5
2261	B143	F383	H5
2262	B144	F384	H5
2263	B145	F385	H5
2264	B146	F386	H5
2265	B147	F387	H5
2266	B148	F388	H5
2267	B149	F389	H5
2268	B150	F390	H5
2269	B151	F391	H5
2270	B152	F392	H5
2271	B153	F393	H5
2272	B154	F394	H5
2273	B155	F395	H5
2274	B156	F396	H5
2275	B157	F397	H5
2276	B158	F398	H5
2277	B159	F399	H5
2278	B160	F400	H5
2279	B161	F401	H5
2280	B162	F402	H5
2281	B163	F403	H5
2282	B164	F404	H5
2283	B165	F405	H5
2284	B166	F406	H5
2285	B167	F407	H5
2286	B168	F408	H5
2287	B169	F409	H5
2288	B170	F410	H5
2289	B171	F411	H5
2290	B172	F412	H5
2291	B173	F413	H5
2292	B174	F414	H5
2293	B175	F415	H5
2294	B176	F416	H5
2295	B177	F417	H5
2296	B178	F418	H5
2297	B179	F419	H5
2298	B180	F420	H5
2299	B181	F421	H5
2200	B182	F422	H5
2201	B183	F423	H5
2202	B184	F424	H5
2203	B185	F425	H5
2204	B186	F426	H5
2205	B187	F427	H5
2206	B188	F428	H5
2207	B189	F429	H5
2208	B190	F430	H5
2209	B191	F431	H5
2210	B192	F432	H5
2211	B193	F433	H5
2212	B194	F434	H5
2213	B195	F435	H5
2214	B196	F436	H5
2215	B197	F437	H5
2216	B198	F438	H5
2217	B199	F439	H5
2218	B200	F440	H5
2219	B201	F441	H5
2220	B202	F442	H5
2221	B203	F443	H5
2222	B204	F444	H5
2223	B205	F445	H5
2224	B206	F446	H5
2225	B207	F447	H5
2226	B208	F448	H5
2227	B209	F449	H5
2228	B210	F450	H5
2229	B211	F451	H5
2230	B212	F452	H5
2231	B213	F453	H5
2232	B214	F454	H5
2233	B215	F455	H5
2234	B216	F456	H5
2235	B217	F457	H5
2236	B218	F458	H5
2237	B219	F459	H5
2238	B220	F460	H5
2239	B221	F461	H5
2240	B222	F462	H5
2241	B223	F463	H5
2242	B224	F464	H5
2243	B225	F465	H5
2244	B226	F466	H5
2245	B227	F467	H5
2246	B228	F468	H5
2247	B229	F469	H5
2248	B230	F470	H5
2249	B231	F471	H5
2250	B232	F472	H5
2251	B233	F473	H5
2252	B234	F474	H5
2253	B235	F475	H5
2254	B236	F476	H5
2255	B237	F477	H5
2256	B238	F478	H5
2257	B239	F479	H5
2258	B240	F480	H5
2259	B241	F481	H5
2260	B242	F482	H5
2261	B243	F483	H5
2262	B244	F484	H5
2263	B245	F485	H5
2264	B246	F486	H5
2265	B247	F487	H5
2266	B248	F488	H5
2267	B249	F489	H5
2268	B250	F490	H5
2269	B251	F491	H5
2270	B252	F492	H5
2271	B253	F493	H5
2272	B254	F494	H5
2273	B255	F495	H5
2274	B256	F496	H5
2275	B257	F497	H5
2276	B258	F498	H5
2277	B259	F499	H5
2278	B260	F500	H5
2279	B261	F501	H5
2280	B262	F502	H5
2281	B263	F503	H5
2282	B264	F504	H5
2283	B265	F505	H5
2284	B266	F506	H5
2285	B267	F507	H5
2286	B268	F508	H5
2287	B269	F509	H5
2288	B270	F510	H5
2289	B271	F511	H5
2290	B272	F512	H5
2291	B273	F513	H5
2292	B274	F514	H5
2293	B275	F515	H5
2294	B276	F516	H5
2295	B277	F517	H5
2296	B278	F518	H5
2297	B279	F519	H5
2298	B280	F520	H5
2299	B281	F521	H5
2200	B282	F522	H5
2201	B283	F523	H5
2202	B284	F524	H5
2203	B285	F525	H5
2204	B286	F526	H5
2205	B287	F527	H5
2206	B288	F528	H5
2207	B289	F529	H5
2208	B290	F	

1 2 3 4 5 6 7 8 9 10 11 12 13 14

ADDRESS-DATA BUS
CONTROL BUS


(ALE, PSEN, RD, WR, CS, QTD-HD61, POR, PORN, CTR, SUR, TXO, BE, RXD, BE, RSTN, INT, Rf0, WE)




1300 A7	F348 F8
1310 G14	F349 G10
2300 A12	F350 G12
2301 A9	F351 G10
2302 A6	F352 G13
2303 A5	F353 G13
2304 B6	F354 H13
2305 C6	F355 H10
2306 C3	F356 H14
2307 C3	F357 H7
2308 A7	F358 H7
2309 F7	F359 H13
2310 G11	F360 H8
2311 H12	F361 H11
2312 H13	F362 H8
2313 H13	F363 H10
2314 H8	F364 H13
2315 I10	F365 H13
2316 A6	F366 H10
2317 A6	F367 H13
2318 B4	F368 H10
2319 C5	F369 H13
3200 A11	F370 H13
3201 A7	F372 H13
3202 A7	F373 H12
3203 F7	
3204 B3	
3205 C4	
3206 F10	
3207 C5	
3208 E6	
3211 F8	
3212 F5	
3213 F7	
3216 G10	
3217 G10	
3218 H8	
3219 H13	
3220 H7	
3221 H13	
3222 H9	
3223 H9	
3224 I9	
3225 I13	
3226 I14	
3227 I13	
3228 I13	
3229 I13	
3230 B5	
3231 B5	
3232 C5	
3233 F8	
3234 F9	
3235 F9	
3236 F9	
3237 F9	
3238 F9	
3239 C6	
3240 H9	
3241 A8	
3241 A5	
3241 G9	
3242 G8	
3243 G8	
7310 G12	
7310 A11	
7311 A6	
7315 H8	
7300 A11	
F301 A9	
F302 A7	
F303 B5	
F304 A7	
F305 B10	
F306 B6	
F307 B10	
F308 B10	
F310 B10	
F311 B8	
F312 B8	
F313 B10	
F314 B6	
F315 C10	
F317 C10	
F318 C10	
F320 C10	
F321 C10	
F322 C6	
F323 C10	
F324 D10	
F325 D10	
F326 D10	
F327 D10	
F328 D10	
F329 D10	
F330 D10	
F331 E10	
F332 E10	
F333 E10	
F334 E10	
F335 E10	
F336 E10	
F337 F7	
F338 F8	
F339 F6	
F340 F7	
F341 F7	
F342 F10	
F343 F9	
F344 F9	
F345 F9	
F346 F9	
F347 F9	

1 2 3 4 5 6 7 8 9 10 11 12 13 14

CL 06532152_077.eps
141200



CPU & MPEG DECODER





7 SDRAMs


SCHEMATIC DIAGRAM 7: SDRAM

A

ST SDRAM




FURORE SDRAM




2403 CS
2404 CS
2405 CS
2407 C3
2408 C5
2409 C6
2410 C2
2411 C3
2412 C5
2413 C6
2415 C2
2416 C1
2701 C13
2702 D11
2703 D13
2704 D11
2705 D13
2707 C12
3401 F1
3404 F4
3702 E10
5403 I2
5701 C12
7404 F4
7405 D5
7700 D11
F415 F1
F420 I5
F702 E10
F701 E10
F703 E10
F703 C11

8 SACD DECODER


VVD962SA (2020) - MONO SCHEMATIC DIAGRAM 8: SACD DECODER



9 SYSTEM CLOCKS



Mono Board: DAC Interface



100

